## **MB1511** ASSP SERIAL INPUT PLL FREQUENCY SYNTHESIZER

### DESCRIPTION

The Fujitsu MB1511 is a single chip serial input PLL frequency synthesizer designed for VHF tuner and cellular telephone applications.

It contains a 1.1 GHz dual modulus prescaler which enables pulse swallow function, and an analog switch to speed up lock up time.

It operates supply voltage of 3.0 V typ. and dissipates 7 mA typ. of current realized through the use of Fujitsu's unique U-ESBIC Bi-CMOS technology.


### FEATURES

- Low power supply voltage: Vcc = 2.7 to 5.5 V
- High operating frequency: fin MAX = 1.1 GHz (PIN MIN = -10dBm)
- Pulse swallow function: 64/65 or 128/129
- Low supply current: Icc = 7 mA typ.
- Serial input 18-bit programmable divider consisting of: Binary 7-bit swallow counter: 0 to 127 Binary 11-bit programmable counter: 16 to 2047
- Serial input 15-bit programmable reference divider consisting of: Binary 14-bit programmable reference counter: 8 to 16383
   1-bit switch counter (SW) sets divide ratio of prescaler
- · On-chip analog switch achieves fast lock up time
- 2 types of phase detector output On-chip charge pump (Bipolar type) Output for external charge pump
- Wide operating temperature: -40°C to +85°C
- 20-pin Plastic Shrink Small Outline Package (Suffix: -PFV)

#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Units
Power Supply voltage	V <sub>CC</sub>	-0.5 to +7.0	V
	V <sub>P</sub>	V <sub>CC</sub> to 10.0	V
Output voltage	V <sub>OUT</sub>	–0.5 to V <sub>CC</sub> +0.5	V
Open-drain voltage	V <sub>OOP</sub>	-0.5 to 8.0	V
Output current	I <sub>OUT</sub>	±10	mA
Storage temperature	Tstg	-55 to +125	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of theis data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


### **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min.	Тур.	Max	Unit
Bower Supply voltage	V <sub>CC</sub>	2.7	3.0	5.5	V
Power Supply voltage	VP	V <sub>CC</sub>	—	8.0	V
Input voltage	V <sub>IN</sub>	GND	—	V <sub>CC</sub>	V
Operating temperature	Та	-40	_	+85	°C

#### HANDLING PRECAUTIONS

- This device should be transported and stored in anti-static containers.
- This is static-sensitive device; take proper anti-ESD precautions. Ensure that personnel and equipment are properly grounded. Cover workbenches with grounded conductive mats.
- Always turn the power supply off before inserting or removing the device from its socket.
- Protect leads with a conductive sheet when handing or transporting PC boards with devices.


### **PIN ASSIGNMENT**



### **PIN DESCRIPTION**

Pin No.	Pin Name	I/O	Description
1	OSC <sub>IN</sub>	I	Oscillator input. Oscillator output.
3	OSC <sub>OUT</sub>	0	A crystal is placed between OSCIN and OSCOUT.
4	VP	—	Power supply input for charge pump and analog switch.
5	V <sub>CC</sub>	—	Power supply voltage input.
6	Do	0	Charge pump output. The characteristics of charge pump is reversed depending upon FC input.
7	GND	—	Ground.
8	LD	0	Phase comparator output. Normally this pin outputs high level. While the phase difference of fr and fp exists, this pin outputs low level.
10	f <sub>IN</sub>	I	Prescaler input. The connection with an external VCO should be AC connection.
11	Clock	I	Clock input for 19-bit shift register and 16-bit shift register. On rising edge of the clock shifts one bit of data into the shift registers.
13	Data	I	Binary serial data input. The last bit of the data is a control bit which specified destination of shift registers. When this bit is high level and LE is high level, the data stored in shift register is transferred to 15-bit latch. When this bit is low level and LE is high level, the data is transferred to 18-bit latch.
14	LE	i	Load enable input (with internal pull up resistor). When LE is high or open, the data stored in shift register is transferred into latch depending upon the control bit. At the time, internal charge pump output is connected to BISW pin because internal analog switch be- comes ON state.
15	FC	I	Phase select input of phase comparator (with internal pull up resistor). When FC is low level, the characteristics of charge pump, phase comparator is reversed. FC input signal controls fout pin (test pin) output level, fr or fp.
16	BISW	0	Analog switch output. Usually BISW pin is set high-impedance state. When internal analog switch is ON (LE pin is high level), this pin outputs internal charge pump output.
17	f <sub>оυт</sub>	0	Minitor pin of phase comparator input. fout pin outputs either programmable reference divider output (fr) or programmable divider output (fp) de- pending upon FC pin input level. FC = H: It is the same as fr output level. FC = L: It is the same as fp output level.
18	ØP	0	Output for external charge pump. The characteristics are reversed according to FC input.
20	ØR	0	ØP pin is N-channel open drain output.
2, 9 12, 19	NC	_	No connection.

### **BLOCK DIAGRAM**



### FUNCTIONAL DESCRIPTIONS

### **1. PULSE SWALLOW FUNCTION**

The divide ratio is set using the following equation.

 $fVCO = [(M \times N) + A] \times fOSC \div R$ 

fvco	:	Output fre	quency	of extern	nal voltage	controlled	oscillator	(VCO)

- M : Preset modulus of external dual modulus prescaler (64 or 128)
- N : Preset divide ratio of binary 11-bit programmable counter (16 to 2047)
- A : Preset divide ratio of binary 7-bit swallow counter ( $0 \le A \le 127$ , A < N)
- fosc : Output frequency of the external reference frequency oscillator
  - R : Preset divide ratio of binary 14-bit programmable reference counter (8 to 16383)

### 2. SERIAL DATA INPUT

Serial data input is achieved by three inputs, such as Data pin, Clock pin and LE pin. Serial data input controls 15-bit programmable reference divider and 18-bit programmable divider, respectively.

Binary serial data is input to Data pin.

On rising edge of clock shifts one bit of serial data into the internal shift registers and when load enable pin is high level or open, stored data is transferred into latch depending upon the control bit.

Control data "H" data is transferred into 15-bit latch.

Control data "L" data is transferred into 18-bit latch.


### (1) PROGRAMMABLE REFERENCE DIVIDER


Programmable reference divider consists of 16-bit shift register, 15-bit latch and 14-bit reference counter. Serial 16-bit data format is shown below.

		Cont LSB	trol bi	t		C	Divide	e ratio	of pr	escal MS		ting t	oit —		
C S	s	S	S	S	S	S 7	S	s	S 10	S	S 10	S	S	S	]
1       2       3       4       5       6       7       8       9       10       11       12       13       14       W <ul> <li> <li> </li> <li> </li></li></ul> Divide ratio of programmable reference counter setting bit <ul> <li> </li> <li> </li></ul>															
Divide Ratio	s	s	s	s	s	s	s	s	s	s	S	S	S	S	]
R	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
8	0	0	0	0	0	0	0	0	0	0	1	0	0	0	
9	0	0	0	0	0	0	0	0	0	0	1	0	0	1	
E	E	HAP	E	Empe	Lefterier I	Hitter	Filter	E	E	HAP	Lethiled	Filter	Libbi	मिमिम	
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
NOTES: Divide ratio less than 8 is prohibited. Divide ratio: 8 to 16383 SW: This bit selects divide ratio of prescaler. SW = H: 64/65 SW = L: 128/129 S1 to S14: These bits select divide ratio of programmable reference divider. C: Control bit (sets as high level). Data is input from MSB side.															

### (2) PROGRAMMABLE DIVIDER

Programmable divider consists of 19-bit shift register, 18-bit latch, 7-bit swallow counter and 11-bit programmable counter. Serial 19-bit data format is shown following page.





Notes: Parenthesis data is used for setting divide ratio of programmable reference divider. On rising edge of clock shifts one bit of data in the shift register.


### 4. PHASE CHARACTERISTICS

FC pin is provided to change phase characteristics of phase comparator. Characteristics of internal charge pump output level (Do), phase comparator output level ( $\emptyset$ R,  $\emptyset$ P) are reversed depending upon FC pin input level. Also, monitor pin (four) output level of phase comparator is controlled by FC pin input level. The relation between outputs (Do,  $\emptyset$ R,  $\emptyset$ P) and FC input level are shown below.


		FC: "H"	or open			FC:	"L"	
	D <sub>O</sub>	ØR	ØP	<sup>f</sup> ouт	D <sub>O</sub>	ØR	ØP	fout
fr > fp	Н	L	L	(fr)	L	Н	Z	(fp)
fr = fp	Z	L	Z	(fr)	Z	L	Z	(fp)
fr < fp	L	Н	Z	(fr)	Н	L	L	(fp)

NOTE: Z = (High impedance)

Depending upon VCO characteristics, FC pin should be set accordingly:



Phase comparator output waveforms are shown below.




Spike appearance depends on charge pump characteristics. Also, the spike is output in order to diminish dead band. When fr>fp or fr<fp, spike might not appear depending upon charge rump characteristics.

### 5. ANALOG SWITCH

ON/OFF of analog switch is controlled by LE input signal. When the analog switch is ON, internal charge pump output (Do) is connected to BISW pin. When the analog switch is OFF, BISW pin is set to high-impedance state.

LE	Analog Switch
H (Changing the divide ratio of internal prescaler)	ON
L (Normal operating mode)	OFF

When an analog switch is inserted between LP1 and LP2, faster lock up times is achieved to reduce LPF time constant during PLL channal switching.



### **ELECTRICAL CHARACTERISTICS**

### (VCC = 2.7 V to 5.5 V, Ta = -40°C to +85°C)

				Value						
Parameter	Symbol	Min	Тур	Max	Unit					
Power supply current*1		I <sub>CC</sub>	_	7.0	—	mA				
Operating fraguency	fin*2	f <sub>IN</sub>	10	—	1100	MHz				
Operating frequency	OSCIN	f <sub>OSC</sub>	—	12	20	MHz				
	fin-1*3	Pfin1	-4	—	6	dBm				
Input sensitivity	fin-2*4	Pfin2	-10	—	6	dBm				
	OSCIN	V <sub>osc</sub>	0.5	—	—	Vp-p				
High-level input voltage	Except fin and	VIH	VCC×0.7	—	_	V				
Low-level input voltage	OSCIN	VIL	—	—	VCC×0.3	V				
High-level input current	- Data clock	IIH	—	1.0	_	μA				
Low-level input current		I <sub>IL</sub>	_	-1.0	—	μA				
	OSCIN	I <sub>OSC</sub>	—	+50	—	μA				
Input current	LE, FC	ILE	_	-60	—	μΑ				
High-level output current	Except DO and	V <sub>OH</sub> *5	2.2	_	_	V				
Low-level output current	OSCOUT	V <sub>OL</sub>	_	—	0.4	V				
N-channel open drain cutoff current	DO, Øp <sup>*6</sup>	I <sub>OFF</sub>	_	_	1.1	μΑ				
Output ourroot	Except DO and	I <sub>OH</sub>	-1.0	—	—	μΑ				
Output current	OSCOUT	I <sub>OL</sub>	1.0	_	—	μΑ				
Analog switch on resistance	•	R <sub>ON</sub>	-	50	_	Ω				

#### Notes:

1. fin =1.1 GHz, OSCIN=12 MHz, VCC=3V. Inputs are grounded and outputs are open.

AC coupling. Minimum operating frequency is measured when a capacitor 1000pF. VCC=4.0 to 5.5V,  $50\Omega$ 2.


3.

4. VCC=2.7 to 4.0V, 50Ω


5. VCC=3V

<sup>6.</sup> VP=VCC to 8V, VOOP=GND to 8V

### **MEASUREMENT CIRCUIT**




### **TYPICAL APPLICATION EXAMPLE**



Vpx, Vp	:	8V max.
C1, C2	:	Depends on crystal oscillator
LE, FC	:	With internal pull up resistor
fP	:	Open drain output

### PACKAGE DIMENSION



## NOTES

#### All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

This document contains information on a new product. Specification and information herein are subject to change without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

# FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Electronic Devices International Sales and Engineering Support Division 1015, Kamikodanaka Nakahara-ku, Kawasaki 211, Japan Tel: (044) 754-3753 FAX: (044) 754-3332

### North and South America

FUJITSU MICROELECTRONICS, INC. Logic Products Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: 408-922-9000 FAX: 408-432-9044

### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10, 6072 Dreieich-Buchschlag, Germany Tel: (06103) 690-0 Telex: 411963 FAX: (06103) 690-122

### Asia

FUJITSU MICROELECTRONICS ASIA PTE LIMITED 51 Bras Basah Road, Plaza By The Park, #06-04 to #06-07 Singapore 0719 Tel: 336-1600 Telex: 55573 FAX: 336-1609

### **Sales Offices**

California 2880 Lakeside Drive, Suite 250 Santa Clara, CA 95054 (408) 982–1800

Century Center 2603 Main Street, #510 Irvine, CA 92714 (714) 724–8777

### Colorado

12000 North Washington Street, #370 Thornton, CO 80241 (303) 254–9901

#### Georgia

3500 Parkway Lane, #210 Norcross, GA 30092 (404) 449–8539

### Illinois

One Pierce Place, #1245 Itasca, IL 60143–2662 (708) 250–8580

### Massachusetts

1000 Winter Street, #2500 Waltham, MA 02154 (617) 487–0029

#### Minnesota

3800 West 80th Street, #430 Bloomington, MN 55431–4419 (612) 893–5570

#### **New York**

898 Veterans Memorial Highway Building 2, Suite 310 Hauppauge, NY 11788 (516) 582–8700

### Oregon

15220 N.W. Greenbrier Parkway, #360 Beaverton, OR 97006 (503) 690–1909

#### Texas

14785 Preston Rd., #274 Dallas, TX 75240 (214) 233–9394

20515 SH 249, Suite 485 Houston, TX 77070 (713) 379–3030