## MB1511 ASSP

## SERIAL INPUT PLL FREQUENCY SYNTHESIZER

## DESCRIPTION

The Fujitsu MB1511 is a single chip serial input PLL frequency synthesizer designed for VHF tuner and cellular telephone applications.
It contains a 1.1 GHz dual modulus prescaler which enables pulse swallow function, and an analog switch to speed up lock up time.
It operates supply voltage of 3.0 V typ. and dissipates 7 mA typ. of current realized through the use of Fujitsu's unique U-ESBIC Bi-CMOS technology.

## FEATURES

- Low power supply voltage: Vcc $=2.7$ to 5.5 V
- High operating frequency: fin $M A X=1.1 \mathrm{GHz}($ ( $\mathrm{IN} \operatorname{MIN}=-10 \mathrm{dBm})$
- Pulse swallow function: 64/65 or 128/129
- Low supply current: ICC = 7 mA typ.
- Serial input 18-bit programmable divider consisting of: Binary 7-bit swallow counter: 0 to 127
Binary 11-bit programmable counter: 16 to 2047
- Serial input 15-bit programmable reference divider consisting of: Binary 14-bit programmable reference counter: 8 to 16383 1-bit switch counter (SW) sets divide ratio of prescaler
- On-chip analog switch achieves fast lock up time
- 2 types of phase detector output On-chip charge pump (Bipolar type) Output for external charge pump
- Wide operating temperature: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- 20-pin Plastic Shrink Small Outline Package (Suffix: -PFV)


## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Value | Units |
| :--- | :---: | :---: | :---: |
| Power Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.5 to +7.0 | V |
|  | $\mathrm{~V}_{\mathrm{P}}$ | $\mathrm{V}_{\mathrm{CC}}$ to 10.0 | V |
| Output voltage | $\mathrm{V}_{\mathrm{OUT}}$ | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| Open-drain voltage | $\mathrm{V}_{\text {OOP }}$ | -0.5 to 8.0 | V |
| Output current | $\mathrm{I}_{\text {OUT }}$ | $\pm 10$ | mA |
| Storage temperature | Tstg | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

NOTE:
Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of theis data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

## RECOMMENDED OPERATING CONDITIONS

| Parameter |  | Value |  | Unit |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Max |  | U |  |
| Power Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | 3.0 | 5.5 | V |  |
|  | $\mathrm{~V}_{\mathrm{P}}$ |  | $\mathrm{V}_{\mathrm{CC}}$ | - | 8.0 | V |  |
| Input voltage | $\mathrm{V}_{\mathrm{IN}}$ | GND | - | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| Operating temperature | Ta | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |  |

## HANDLING PRECAUTIONS

- This device should be transported and stored in anti-static containers.
- This is static-sensitive device; take proper anti-ESD precautions. Ensure that personnel and equipment are properly grounded. Cover workbenches with grounded conductive mats.
- Always turn the power supply off before inserting or removing the device from its socket.
- Protect leads with a conductive sheet when handing or transporting PC boards with devices.


## PIN ASSIGNMENT



## PIN DESCRIPTION

| Pin No. | Pin Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| 1 | $\mathrm{OSC}_{\text {IN }}$ | 1 | Oscillator input. |
| 3 | OSC ${ }_{\text {OUT }}$ | 0 | A crystal is placed between OSCIN and OSCOUT. |
| 4 | $\mathrm{V}_{\mathrm{P}}$ | - | Power supply input for charge pump and analog switch. |
| 5 | $\mathrm{V}_{\mathrm{CC}}$ | - | Power supply voltage input. |
| 6 | Do | O | Charge pump output. <br> The characteristics of charge pump is reversed depending upon FC input. |
| 7 | GND | - | Ground. |
| 8 | LD | 0 | Phase comparator output. <br> Normally this pin outputs high level. While the phase difference of fr and fp exists, this pin outputs low level. |
| 10 | $\mathrm{fiN}_{\text {N }}$ | 1 | Prescaler input. <br> The connection with an external VCO should be AC connection. |
| 11 | Clock | 1 | Clock input for 19 -bit shift register and 16 -bit shift register. On rising edge of the clock shifts one bit of data into the shift registers. |
| 13 | Data | 1 | Binary serial data input. <br> The last bit of the data is a control bit which specified destination of shift registers. <br> When this bit is high level and LE is high level, the data stored in shift register is transferred to 15 -bit latch. <br> When this bit is low level and LE is high level, the data is transferred to 18 -bit latch. |
| 14 | LE | 1 | Load enable input (with internal pull up resistor). <br> When LE is high or open, the data stored in shift register is transferred into latch depending upon the control bit. At the time, internal charge pump output is connected to BISW pin because internal analog switch becomes ON state. |
| 15 | FC | 1 | Phase select input of phase comparator (with internal pull up resistor). When FC is low level, the characteristics of charge pump, phase comparator is reversed. FC input signal controls fout pin (test pin) output level, fr or fp. |
| 16 | BISW | 0 | Analog switch output. <br> Usually BISW pin is set high-impedance state. When internal analog switch is ON (LE pin is high level), this pin outputs internal charge pump output. |
| 17 | fout | 0 | Minitor pin of phase comparator input. <br> fout pin outputs either programmable reference divider output (fr) or programmable divider output (fp) depending upon FC pin input level. <br> $\mathrm{FC}=\mathrm{H}$ : It is the same as fr output level. <br> $F C=L$ : It is the same as fp output level. |
| 18 | $\varnothing$ Р | 0 | Output for external charge pump. <br> The characteristics are reversed according to FC input. |
| 20 | $\varnothing$ R | 0 | $\varnothing \mathrm{P}$ pin is N -channel open drain output. |
| $\begin{array}{r} 2,9 \\ 12,19 \end{array}$ | NC | - | No connection. |

## BLOCK DIAGRAM



## FUNCTIONAL DESCRIPTIONS

## 1. PULSE SWALLOW FUNCTION

The divide ratio is set using the following equation.


```
    fvco : Output frequency of external voltage controlled oscillator (VCO)
        M : Preset modulus of external dual modulus prescaler (64 or 128)
        N : Preset divide ratio of binary 11-bit programmable counter (16 to 2047)
        A : Preset divide ratio of binary 7-bit swallow counter ( }0\leqA\leq127,A<N
        fosc : Output frequency of the external reference frequency oscillator
        R : Preset divide ratio of binary 14-bit programmable reference counter (8 to 16383)
```


## 2. SERIAL DATA INPUT

Serial data input is achieved by three inputs, such as Data pin, Clock pin and LE pin. Serial data input controls 15-bit programmable reference divider and 18-bit programmable divider, respectively.
Binary serial data is input to Data pin.
On rising edge of clock shifts one bit of serial data into the internal shift registers and when load enable pin is high level or open, stored data is transferred into latch depending upon the control bit.
Control data " H " data is transferred into 15-bit latch.
Control data " $L$ " data is transferred into 18-bit latch.

## （1）PROGRAMMABLE REFERENCE DIVIDER

Programmable reference divider consists of 16－bit shift register，15－bit latch and 14－bit reference counter．Serial 16－bit data format is shown below．


E14－BIT PROGRAMMABLE REFERENCE COUNTER DIVIDE RATIO

| Divide Ratio | S | S | S | S | S | S | S | S | S | S | S | S | S | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 9 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 事 | 事 | 事 | 事 | 事 | 事 | 事 | 事 | 焉 | 事 | 事 | 要 | 事 | 事 | 事 |
| 16383 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

NOTES：Divide ratio less than 8 is prohibited．
Divide ratio： 8 to 16383
SW ：This bit selects divide ratio of prescaler．
SW＝H：64／65
SW＝L：128／129
S1 to S14：These bits select divide ratio of programmable reference divider．
C：Control bit（sets as high level）．
Data is input from MSB side．

## （2）PROGRAMMABLE DIVIDER

Programmable divider consists of 19－bit shift register，18－bit latch，7－bit swallow counter and 11－bit programmable counter．Serial 19－bit data format is shown following page．

e7－BIT SWALLOW COUNTER DIVIDE RATIO

| Divide Ratio <br> A | s | s | s | $\begin{aligned} & S \\ & 4 \end{aligned}$ | $\begin{aligned} & s \\ & 3 \end{aligned}$ | $\begin{aligned} & s \\ & 2 \end{aligned}$ | S 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 事 | 违 | 要 | 颙 | 违 | 事 | 緟 | 電 |
| 127 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

NOTE：Divide ratio： 0 to 127

E11－BIT PROGRAMMABLE COUNTER DIVIDE RATIO

| Divide Ratio | $S$ | $S$ | $S$ | $S$ | $S$ | $S$ | $S$ | $S$ | $S$ | $S$ | $S$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| 16 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 17 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 事 | 承 | 事 | 事 | 事 | 事 | 事 | 事 | 事 | 事 | 事 | 事 |
| 2047 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

NOTES：Divide ratio less than 16 is prohibited．
Divide ratio： 16 to 2047
S1 to S7：Swallow counter divide ratio setting bit．（ 0 to 127）
S8 to S18：Programmable counter divide ratio setting bit．（ 16 to 2047）
C：Control bit（sets as low level）．
Data is input from MSB side．

## 3．SERIAL DATA INPUT TIMING



Notes：Parenthesis data is used for setting divide ratio of programmable reference divider． On rising edge of clock shifts one bit of data in the shift register．

## 4. PHASE CHARACTERISTICS

FC pin is provided to change phase characteristics of phase comparator. Characteristics of internal charge pump output level (Do), phase comparator output level ( $\varnothing$ R, $\varnothing \mathrm{P}$ ) are reversed depending upon FC pin input level. Also, monitor pin (fout) output level of phase comparator is controlled by FC pin input level. The relation between outputs (Do, $\varnothing$ R, $\varnothing \mathrm{P}$ ) and FC input level are shown below.

|  | FC: "H" or open |  |  |  | FC: "L" |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{D}_{\mathbf{o}}$ | $\varnothing R$ | $\varnothing \mathrm{P}$ | fout | $\mathrm{D}_{\mathbf{o}}$ | $\varnothing \mathrm{R}$ | $\varnothing \mathrm{P}$ | fOUT |
| $\mathrm{fr}>\mathrm{fp}$ | H | L | L | (fr) | L | H | Z | (fp) |
| $\mathrm{fr}=\mathrm{fp}$ | Z | L | Z | (fr) | Z | L | Z | (fp) |
| $\mathrm{fr}<\mathrm{fp}$ | L | H | Z | (fr) | H | L | L | (fp) |

NOTE: Z = (High impedance)

Depending upon VCO characteristics, FC pin should be set accordingly:

When VCO characteristics are like (1), FC should be set High or open circuit: When VCO characteristics are like (2) FC should be set Low.


VCO INPUT VOLTAGE $\longrightarrow$

Phase comparator output waveforms are shown below.


Notes: Phase difference detection range: $-2 \pi$ to $+2 \pi$
Spike appearance depends on charge pump characteristics. Also, the spike is output in order to diminish dead band. When fr>fp or fr<fp, spike might not appear depending upon charge rump characteristics.

## 5. ANALOG SWITCH

ON/OFF of analog switch is controlled by LE input signal. When the analog switch is ON, internal charge pump output (Do) is connected to BISW pin. When the analog switch is OFF, BISW pin is set to high-impedance state.

| LE | Analog Switch |
| :--- | :---: |
| $H$ (Changing the divide ratio of internal prescaler) | ON |
| $L$ (Normal operating mode) | OFF |

When an analog switch is inserted between LP1 and LP2, faster lock up times is achieved to reduce LPF time constant during PLL channal switching.


ELECTRICAL CHARACTERISTICS
$\left(\mathrm{VCC}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter |  | Symbol | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Power supply current ${ }^{+1}$ |  |  | $\mathrm{I}_{\mathrm{CC}}$ | - | 7.0 | - | mA |
| Operating frequency | $\mathrm{fin}^{2}$ | $\mathrm{f}_{\mathrm{IN}}$ | 10 | - | 1100 | MHz |
|  | OSCIN | fosc | - | 12 | 20 | MHz |
| Input sensitivity | fin-1*3 | Pfin1 | -4 | - | 6 | dBm |
|  | fin-2*4 | Pfin2 | -10 | - | 6 | dBm |
|  | OSCIN | $V_{\text {OSC }}$ | 0.5 | - | - | Vp-p |
| High-level input voltage | Except fin and OSC $_{\text {IN }}$ | $\mathrm{V}_{\mathrm{IH}}$ | Vcc $\times 0.7$ | - | - | V |
| Low-level input voltage |  | $\mathrm{V}_{\mathrm{IL}}$ | - | - | Vcc×0.3 | V |
| High-level input current | Data clock | $\mathrm{I}_{\mathrm{H}}$ | - | 1.0 | - | $\mu \mathrm{A}$ |
| Low-level input current |  | 1 IL | - | -1.0 | - | $\mu \mathrm{A}$ |
| Input current | $\mathrm{OSC}_{\text {IN }}$ | Iosc | - | +50 | - | $\mu \mathrm{A}$ |
|  | LE, FC | ILE | - | -60 | - | $\mu \mathrm{A}$ |
| High-level output current | Except DO and OSCout | $\mathrm{V}_{\mathrm{OH}}{ }^{\text {5 }}$ | 2.2 | - | - | V |
| Low-level output current |  | $\mathrm{V}_{\text {OL }}$ | - | - | 0.4 | V |
| N -channel open drain cutoff current | DO, $\varnothing$ ¢ * 6 | loff | - | - | 1.1 | $\mu \mathrm{A}$ |
| Output current | Except DO and OSCout | $\mathrm{l}_{\mathrm{OH}}$ | -1.0 | - | - | $\mu \mathrm{A}$ |
|  |  | l L | 1.0 | - | - | $\mu \mathrm{A}$ |
| Analog switch on resistance |  | $\mathrm{R}_{\mathrm{ON}}$ | - | 50 | - | $\Omega$ |

## Notes:

1. $\mathrm{fin}=1.1 \mathrm{GHz}, \mathrm{OSCIN}=12 \mathrm{MHz}, \mathrm{VCC}=3 \mathrm{~V}$. Inputs are grounded and outputs are open.
2. AC coupling. Minimum operating frequency is measured when a capacitor 1000 pF .
3. $\mathrm{VCC}=4.0$ to $5.5 \mathrm{~V}, 50 \Omega$
4. $\mathrm{VCC}=2.7$ to $4.0 \mathrm{~V}, 50 \Omega$
5. $\mathrm{VCC}=3 \mathrm{~V}$
6. $\mathrm{VP}=\mathrm{VCC}$ to $8 \mathrm{~V}, \mathrm{VOOP}=\mathrm{GND}$ to 8 V

## MEASUREMENT CIRCUIT



## TYPICAL APPLICATION EXAMPLE



Vpx, Vp
$\mathrm{C}_{1}, \mathrm{C}_{2}$ : Depends on crystal oscillator
LE, FC : With internal pull up resistor
fP : Open drain output

## PACKAGE DIMENSION



MB1511
NOTES

All Rights Reserved.
Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.
Fujitsu reserves the right to change products or specifications without notice.
This document contains information on a new product. Specification and information herein are subject to change without notice.
No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.
This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

## FUJITSU LIMITED

For further information please contact:

## Japan

FUJITSU LIMITED
Electronic Devices International
Sales and Engineering Support Division
1015, Kamikodanaka Nakahara-ku,
Kawasaki 211, Japan
Tel: (044) 754-3753
FAX: (044) 754-3332

## North and South America

FUJITSU MICROELECTRONICS, INC.
Logic Products Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: 408-922-9000
FAX: 408-432-9044

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10,
6072 Dreieich-Buchschlag,
Germany
Tel: (06103) 690-0
Telex: 411963
FAX: (06103) 690-122

## Asia

FUJITSU MICROELECTRONICS ASIA PTE LIMITED
51 Bras Basah Road,
Plaza By The Park,
\#06-04 to \#06-07
Singapore 0719
Tel: 336-1600
Telex: 55573
FAX: 336-1609

## Sales Offices

## California

2880 Lakeside Drive, Suite 250
Santa Clara, CA 95054
(408) 982-1800

Century Center
2603 Main Street, \#510
Irvine, CA 92714
(714) 724-8777

## Colorado

12000 North Washington Street, \#370
Thornton, CO 80241
(303) 254-9901

## Georgia

3500 Parkway Lane, \#210
Norcross, GA 30092
(404) 449-8539

## Illinois

One Pierce Place, \#1245
Itasca, IL 60143-2662
(708) 250-8580

## Massachusetts

1000 Winter Street, \#2500
Waltham, MA 02154
(617) 487-0029

## Minnesota

3800 West 80th Street, \#430
Bloomington, MN 55431-4419
(612) 893-5570

## New York

898 Veterans Memorial Highway
Building 2, Suite 310
Hauppauge, NY 11788
(516) 582-8700

## Oregon

15220 N.W. Greenbrier Parkway, \#360
Beaverton, OR 97006
(503) 690-1909

## Texas

14785 Preston Rd., \#274
Dallas, TX 75240
(214) 233-9394

20515 SH 249, Suite 485
Houston, TX 77070
(713) 379-3030

