

OptiMOS™ Technology

Zhou Ryan

Power Management & Supply Discretetes

Infineon Technologies China



Never stop thinking

Requirements for state-of-art MOSFET

Chip technology

Package technology

Requirements for state-of-art MOSFET

Chip technology

Package technology

Requirement of MOSFET at SMPS

Requirement of SMPS


- High power density
- High efficiency
- Best cost performance



Die technology

Package

Resistance distribution for OptiMOS™ and CoolMOS™ in TO-220 and SS08




- Packaging is crucial for LV MOSFETs
- Epi resistance $\sim V_{ds}^{2.5}$ (silicon limit) \rightarrow dominating at higher


Requirement for MOSFET

Chip technology


Package technology



Planar




Advanced planar




- Improved
- R_{Channel}
 - R_{JFET}
 - R_{Epi}

Planar




Trench



- No R_{JFET}
- Lower $R_{Channel}$

Development trend of LV MOSFET

■ Infineon Silicon Technology Achievements (30 V)



With new OptiMOS 3 technology IFX is setting a new benchmark in terms of technology performance!



Requirement for MOSFET



Chip technology



Package technology

Semiconductor's Package Function

1. Electrical


connect the die to the external circuit

2. Thermal

remove heat that the die dissipate

3. Mechanical

protect the die from contaminants and mechanical abuse




LV-MOS packaging

- for LV-MOS technologies:

$$R_{\text{package}} \sim R_{\text{silicon}} !$$

- choosing the package is critical





Package contribution to $R_{ds(on)}$ for Best-in-Class devices



high package contribution, Si technology is **hindered** by package


* without layout contribution

Package development

<u>SuperSO8</u>	<u>S3O8</u>	<u>D²PAK-7Pin</u>	<u>CanPAK™</u>
			 <p data-bbox="1348 654 1522 682">Can size M</p> <p data-bbox="1605 654 1773 682">Can size S</p>



*DirectFET(R) is a trademark of international rectifier corporation; DirectFET(R) technology is licensed from international rectifier corporation



Characteristics

U_{DS}	150V
$I_D \text{ max}$	50 A
R_{package}	0.2 m Ω
R_{thjc}	1 K/W
$T_j \text{ max}$	150°C

Package optimized for highest power density.

Small footprint and low profile



Compact design

Low package R_{dson}



Minimized conduction losses

Ultra low package inductance



Reduced switching losses

S308 (Shrink Super SO8)


---highest power density on 11mm²




32mm²
5.15 × 6.15mm



11mm²
3.3 × 3.3mm



SuperSO8



S308




leadless package

- leads do not stand out over mold compound



clip technology with soldered interconnect

- lowest $R_{ds(on)}$ possible
- lowest package-inductance
- high current rating
- least influence of package on device performance



D²-Pak 7Pin packaging technology

Size

- standard D²-Pak(TO263) size

Interconnect


- up to 4*500um Al-bondwire
- <0.5mOhm package resistance

Electrical performance

- up to 180A I_d-dc


Reliability

- very low R_{th}
- large source connection
- no hot spot on source leads









Best for OringFET Application

Best-in-class $R_{ds(on)}$ in LV-MOS



Parameter comparison of packages

Package Type	Inductance	Resistance	Top side cooling	Bottom side cooling	Parallel difficulty
DPAK 	3.8nH	0.5mΩ	No	Yes	Normal
SO8 	1.5nH	2.3mΩ	Limited	No	Normal
SSO8 	0.6nH	0.2mΩ	Limited	Yes	Normal
S3O8 	0.5nH	0.3mΩ	Limited	Yes	Easy
CanPAK SQ 	0.3nH	0.2mΩ	Yes	Yes	Easy
CanPAK MX 	0.3nH	0.2mΩ	Yes	Yes	Easy

- Package resistance not neglectable of total R_{dson} .
- Package inductance have great influence on switching speed and voltage spike.


Parameter comparison of packages

	SO8	SSO8	S3O8	CanPak SQ	CanPak MX	Dpak
length × width (mm ²)	4.9×6.0	5.15×6.15	3.3×3.3	4.8×3.8	6.3×4.9	6.1×6.5
height (mm)	1.75	1.00	1.00	0.65	0.65	2.30
P _D [T _c =25°C] (W)	4	125	70	40	90	90
P _D [T _a =25°C, 6cm ² copper] (W)	1.56	2.50	2.10	2.2 6.3*	2.8 6.3*	3.00
I _D [T _c =25°C] (A)	20	100	40	60	100	90
I _D [T _a =25°C, 6cm ² copper] (A)	15	30	20	15 20*	30 50*	30
R _{thja} (K/W)	80	50	60	58 20*	45 20*	50
R _{thjc} [for SO8 R _{thjs}] (K/W)	30.0	1.0	1.8	1.4	1.4	1.6
T _j max (°C)	150	150	150	150	150	170
R _{dson} (mOhm)	5.2 - 20	1.4 - 12	3.5 - 13	4.9 - 7.7	1.9 - 4.9	3.1- 13.5
package inductance (nH)	1.5	0.6	0.5	0.3	0.3	3.8
package resistance (mOhm)	2.3	0.2	0.3	0.2	0.2	0.5
top side cooling	no	limited	limited	yes	yes	no
bottom side cooling	no	yes	yes	yes	yes	yes
paralleling/routing	standard	standard	standard	easy	easy	standard

*top side cooling

Influence of parasitic inductance


- Increase voltage spike
- Increase power loss



$$P = f_{sw} \times E_{stray} = f_{sw} * 1/2 * L_{stray} * I^2$$


- L_{stray} : total parasitic inductance, package as well as layout route

Z_{thjc} comparison ---SSO8 vs. D²Pak



- D²Pak has larger Cu-leadframe than SSO8
 - 10% better R_{th}
 - 20% better Z_{th} for t_{pulse} between 10ms and 100ms

2mOhm types
BSC019N04NS (SSO8)
IPB021N04N (D²Pak)



Comparison Thermal Behavior 35 μ m PCB



D²Pak-7



D²Pak




SS08



Same Silicon Content on each board!

Simplified schematics



	Voltage Drop @ 78A [mV]		
	D ² Pak-7	D ² Pak	SS08
V _{Cu1}	7	7	7
V _{MOSFET}	25	32	25
V _{Cu2}	9	11	20

SS08:
Same Voltage Drop as D²PAK-7


Due to longer trace Mosfet→Screw

Comparison Thermal Behavior 125μm PCB




D²Pak-7



SSO8



SSO8 35μm PCB



	Voltage Drop @ 78A		
	[mV]		
	D ² Pak-7	SSO8	SSO8
	125μm	125μm	35μm
V _{Cu1}	3.6	3.4	5.2
V _{MOSFET}	23.8	22.7	24.0
V _{Cu2}	3.7	7.0	18.4

SSO8 on 125μm: even better than D²Pak-7

Due to longer trace Mosfet → Screw

A person wearing a white lab coat, a white face mask, and safety glasses is working in a laboratory. They are holding a piece of equipment, possibly a pipette or a small container, and are looking down at it. The background is a blurred laboratory setting with various pieces of equipment and shelves.

We commit.
We innovate.
We partner.
We create value.



Never stop thinking