

CoolMOS™ Introduction and Datasheet understanding

Ryan Zhou

Ryan.zhou@infineon.com

Power management & Supply Discretes

Infineon Technologies China



Never stop thinking

Introducing CoolMOS™

Datasheet Understanding

A horizontal bar with a blue-to-white gradient, containing the text "Introducing CoolMOS™".

Introducing CoolMOS™

A horizontal bar with a blue-to-white gradient, containing the text "Datasheet Understanding".

Datasheet Understanding

S5 series: the first series of CoolMOS™, market entry in 1998 slow switching, close to conventional MOSFET, V_{th} 4.5 V, gfs low, R_g high design-in in high power SMPS only


C3 series: the third series of CoolMOS™, market entry in 2001 the „working horse“ of the portfolio, fast switching, symmetrical rise/fall time @ 10 V V_{gs} , V_{th} 3 V, gfs high, R_g very low design-in into all CoolMOS™ segments

CFD series: the fourth series of CoolMOS™, market entry in 2004, fast body diode, Q_{rr} 1/10th of C3 series, V_{th} 4 V, gfs high, R_g low specific for phase-shift ZVS and DC/AC power applications

CP series: the fifth series of CoolMOS™, market entry in 2005, ultra low R_{dson} , ultra low gate charge, very fast switching V_{th} 3 V, gfs very high, internal R_g very low

C6/E6 series: the sixth series of CoolMOS™, launched in 2009 and 2010 respectively as the sixth CoolMOS™ technology is planned to be the successor of C3

CFD2 series: the new technology CoolMOS™ of the successor of CFD, lower Q_{rr} and t_{rr} , will come at the begin of 2011




Losses come from

1. R_{dson} : 60% conduction loss
2. Delay in on/off ($Q_{g..}$): 30% switching loss
3. (Dis)Charge C_{ds} Cap.: 10% C_{oss} loss

To make it better:


1. Better conductivity → Lower R_{dson}
2. Faster switching → lower Q_g
3. Lower capacitances → Lower C_{oss} , etc

Resistance – $R_{DS(on)}$, distribution of MOSFET



$R_{DS(on)}$	
$V_{DS} \approx 30V$	$V_{DS} \approx 600V$
$R_s^* \approx 7\%$	$R_s \approx 0.5\%$
$R_{n^+} \approx 6\%$	$R_{n^+} \approx 0.5\%$
$R_{ch} \approx 28\%$	$R_{ch} \approx 1.5\%$
$R_a \approx 23\%$	$R_a \approx 0.5\%$
$R_{epi} \approx 29\%$	$R_{epi} \approx 96.5\%$
$R_{Sub} \approx 7\%$	$R_{Sub} \approx 0.5\%$
$R_s^* = \text{packaging}$	

$$R_{DS(on)} \sim V_{BR(DSS)}^{2.4 \dots 2.6}$$




96.5% of $R_{DS(on)}$ for high voltage standard MOSFET determined by the epitaxial resistance

Super Junction Theorem


Power MOSFET

Cool MOS™

1987, Chen Ming-Hu, China




1997, Fujihira, Japan




- By controlling the degree of doping and the thickness of these layers, according to the SJ theory, this structure operates as a pn junction with low on-resistance and high breakdown voltage.

Standard MOSFET operating principle




Conducting state



Blocking state


CoolMOS operating principle



Conducting state

Higher doped columns act like a „short“ across the drift region

→ extremely low $R_{DS(on)}$




Blocking state

With applied V_{DS} , the space charge region extends across the entire epi-layer


⇒ very low effective doping
→ high breakdown voltage

CoolMOS : Lowest area-specific R_{DS(on)}



CoolMOS

basic manufacture process



Substrate wafer, first epitaxial layer

Boron-I, deposition of epi layer

Subsequent implantation and epi steps

Diffusion and cell technology

A horizontal bar with a blue-to-white gradient, containing the text "Introducing CoolMOS™".

Introducing CoolMOS™

A horizontal bar with a blue-to-white gradient, containing the text "Datasheet Understanding".

Datasheet Understanding

Current & Ptot

---IPW60R041C6 as example

- Current is **calculated** base on Tjmax, Rdson@Tjmax, Rth(jc)!

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Continuous drain current ¹⁾	I _D	-	-	77.5	A	T _C = 25 °C
				49		T _C = 100°C

$$\begin{aligned}
 P_{\text{tot}} &= R_{\text{on}(@T_{\text{jmax}})} * I^2 \\
 P_{\text{tot}} * R_{\text{thJC}} &= T_{\text{jmax}} - T_{\text{c}}
 \end{aligned}
 \left. \vphantom{\begin{aligned} P_{\text{tot}} &= R_{\text{on}(@T_{\text{jmax}})} * I^2 \\ P_{\text{tot}} * R_{\text{thJC}} &= T_{\text{jmax}} - T_{\text{c}} \end{aligned}} \right\} I = \sqrt{(T_{\text{jmax}} - T_{\text{c}}) / R_{\text{on}(@T_{\text{jmax}})} / R_{\text{thJC}}}$$

That's why we just put Rds(on) not Id into P/N naming: IPW60R041C6

- Ptot calculated as well:

Power dissipation	P _{tot}	-	-	481	W	T _C =25 °C
-------------------	------------------	---	---	-----	---	-----------------------

$$P_{\text{tot}} = (T_{\text{jmax}} - 25) / R_{\text{thjc}}$$

Junction temperature

- **Never exceed T_j max** (150 / 175 deg C) at operation, otherwise, will cause MOSFET failure.

Operating and storage temperature	T_j, T_{stg}		-55 ... 150	°C
-----------------------------------	----------------	--	-------------	----


Current & P_{tot}

---IPW60R041C6 as example


Drain-source on-state resistance	$R_{DS(on)}$	-	0.037	0.041	Ω	$V_{GS}=10\text{ V}, I_D=44.4\text{ A}, T_j=25\text{ }^\circ\text{C}$
		-	0.096	-		$V_{GS}=10\text{ V}, I_D=44.4\text{ A}, T_j=150\text{ }^\circ\text{C}$

- ❑ V_{gs} level impact R_{ds(on)}
- ❑ T_j also impact R_{ds(on)}

Typ. drain-source on-state resistance




Drain-source on-state resistance




Transfer characteristics

This value is the max current capability of chip inside, which is much larger than nominal current I_{ds} (77.5A for IPW60R041C6)



Capacitive parameters

Input capacitance	C_{iss}	-	6530	-	pF	$V_{GS}=0\text{ V}, V_{DS}=100\text{ V}, f=1\text{ MHz}$
Output capacitance	C_{oss}	-	360	-		




Capacitance is not fixed !
 Vary with Vds !
 Not recommend for calculation

$$C_{iss} = C_{GD} + C_{GS}$$

$$C_{oss} = C_{GD} + C_{DS}$$

$$C_{rss} = C_{GD}$$



$C=f(V_{DS}); V_{GS}=0\text{ V}; f=1\text{ MHz}$




Switching time $t_{d(on)}$ / t_r / $t_{d(off)}$ / t_f

Turn-on delay time	$t_{d(on)}$	-	23	-	ns	$V_{DD}=400\text{ V}$, $V_{GS}=13\text{ V}$, $I_D=44.4\text{ A}$, $R_G=1.7\Omega$ (see table 16)
Rise time	t_r	-	10	-		
Turn-off delay time	$t_{d(off)}$	-	130	-		
Fall time	t_f	-	7	-		


Only recommended value at giving condition

■ Switching time definition




Gate charge & plateau voltage

Gate to source charge	Q_{gs}	-	36	-	nC	$V_{DD}=480\text{ V},$ $I_D=44.4\text{ A},$ $V_{GS}=0\text{ to }10\text{ V}$
Gate to drain charge	Q_{gd}	-	150	-		
Gate charge total	Q_g	-	290	-		
Gate plateau voltage	$V_{plateau}$	-	5.4	-	V	



- High V_{gs} means high Q_g
- Higher V_{ds} cause higher switching loss
- Get trade-off between $R_{ds(on)}$ and Q_g





Gate charge waveforms

$V_{GS}=f(Q_{gate}), I_D=44.4\text{ A pulsed}$

Breakdown voltage and Gate threshold voltage

Drain-source breakdown voltage	$V_{(BR)DSS}$	600	-	-	V	$V_{GS}=0\text{ V}, I_D=0.25\text{ mA}$
Gate threshold voltage	$V_{GS(th)}$	2.5	3	3.5		$V_{DS}=V_{GS}, I_D=2.96\text{ mA}$

- ❑ Vary with Junction Temperature
- ❑ Need to be derated for high reliability over years
- ❑ No exceeding !!!



t_{ox} is proportional to $V_{GS(th)}$
 for HV, $V_{GS(th)}$ is designed 2~4V @25°C
 for LV, $V_{GS(th)}$ is designed 1~2V @25°C

MOSFET SOA


Safe operating area $T_C=25\text{ }^\circ\text{C}$

Limited by $R_{DS(on)}$

Maximum Pulse Current

Power Limit

Breakdown Voltage




How to Convert 25 °C to 110 °C SOA

3 Safe operating area

$I_D = f(V_{DS}); T_C = 25\text{ °C}; D = 0$

parameter: t_p

1us, $T_C = 110\text{ °C}$



$P_d = V \cdot I = 60V \cdot 320A = 19200$
 $P_d @ T_C = 25\text{ °C}$
 $= (T_{j_max} - 25) / Z_{thjc}$
 $= (175 - 25) / Z = 19200$
 We can get $Z = 0.0078$
 $P_d @ T_C = 110\text{ °C}$
 $= (175 - 110) / 0.0078 = 8333$
 $I_d = P_d / V = 8333 / 60 = 138$

Thermal impedance

Thermal resistance, junction - case	R_{thJC}	-	-	0.26	°C/W	
Thermal resistance, junction - ambient	R_{thJA}	-	-	62		leaded


❑ Practically, R_{thJC} is not the key concern in the application.

❑ The system thermal is limited by R_{thJA} :

$$R_{thJA} = R_{thJC} + R_{thCS} + R_{thSA}$$



Obviously, $R_{thJA} \gg R_{thJC}$

❑ Thermal rise: $\Delta T = P_{loss} * R_{thJA}$




Effort should be concentrated on how to reduce R_{thJA} !

Thermal impedance



- ❑ Use Z_{thJC} to calculate the instantaneous T_j
- ❑ With longer t_p , Z_{thJC} turn to R_{thJC}
- ❑ Can be used directly for rectangular power curve

For $t_p < 10^{-5}$ s refer to next slide




Transient thermal impedance

4 Max. transient thermal impedance

$$Z_{thJC} = f(t_p)$$

$$\text{parameter: } D = t_p / T$$



Z_{thJC} is given for pulse widths of as low as $t_p=10\mu\text{s}$. If the Z_{thJC} for a shorter pulse width is required, it can be calculated from equation below:

$$\frac{R_{th(tp1)}}{R_{th(tp2)}} = \sqrt{\frac{tp1}{tp2}}$$

Example

For $t_p=100\text{ns}$ $D=0.1$ $Z_{thJC}=?$


Since $t_p=10\mu\text{s}$ $D=0.1$ $Z_{thJC}=0.12$ (K/W)

Thus Z_{thJC} (at $t_p=100\text{ns}$) = $\sqrt{\frac{100\text{n}}{10\mu}} \cdot 0.12 = 0.012$ (K/W)

dv/dt

- Recommended value, which consideration of not trigger error turn on at gate side. **Not a maxim rating** as breakdown voltage. It's decided by actual application.

MOSFET dv/dt ruggedness	dv/dt	-	-	50	V/ns	$V_{DS}=0...480\text{ V}$
-------------------------	-------	---	---	----	------	---------------------------



Body diode


Continuous diode forward current	I_S	-	67.2	A	$T_C=25\text{ °C}$
Diode pulse current ²⁾	$I_{S,pulse}$	-	272	A	$T_C=25\text{ °C}$
Reverse diode dv/dt ³⁾	dv/dt	-	15	V/ns	$V_{DS}=0...400\text{ V}, I_{SD} \leq I_D,$ $T_j=25\text{ °C}$
Maximum diode commutation speed ³⁾	di_f/dt	-	300	A/ μ s	(see table 18)

1) Limited by $T_{j,max}$. Maximum duty cycle $D=0.75$
2) Pulse width t_p limited by $T_{j,max}$
3) Identical low side and high side switch with identical R_G


- Same as I_d & I_{dpulse} , sometimes derating applied.
- Limited by commutation capability of body diode

Reverse diode characteristics

Diode forward voltage	V_{SD}	-	0.9	-	V	$V_{GS}=0\text{ V}, I_F=44.4\text{ A}, T_j=25\text{ }^\circ\text{C}$
Reverse recovery time	t_{rr}	-	950	-	ns	$V_R=400\text{ V}, I_F=44.4\text{ A}, di_F/dt=100\text{ A}/\mu\text{s}$
Reverse recovery charge	Q_{rr}	-	32	-	μC	(see table 18)
Peak reverse recovery current	I_{rm}	-	62	-	A	




Reverse diode characteristics



1. switch turned on → current through L rises linearly
2. nominal current I_d reached → switch turned off
→ current flows through DUT
3. switch turned on → Q_{rr} cleared from DUT
→ current flows through switch

What is the Avalanche Breakdown ?



Power MOSFET cross section under Avalanche

How do we specify avalanche?

**Repetitive
energy limit**


Energy destruction limit,
destruction by excess **thermal** heat

Avalanche energy, single pulse	E_{AS}	-	-	1954	mJ	$I_D=13.4\text{ A}, V_{DD}=50\text{ V}$ (see table 17)
Avalanche energy, repetitive	E_{AR}	-	-	2.96		$I_D=13.4\text{ A}, V_{DD}=50\text{ V}$
Avalanche current, repetitive	I_{AR}	-	-	13.4	A	

Defined as the maximum current which can flow through the device during avalanche operation **without BJT latching**.

All the avalanche operations (single / repetitive) should be below this value!

Avalanche waveform




Single avalanche

$$E_{AS} = \frac{1}{2} V_{BR} \cdot I_{AS} \cdot t_{AV}$$

$$= \frac{1}{2} L \cdot I_{AS}^2 \cdot \frac{V_{BR}}{V_{BR} - V_S}$$


$$V_{BR} \approx 1.3 \times BV_{DSS}$$

L: Magnetic component which provide the avalanche energy



Repetitive avalanche

$$E_{AR} = \frac{1}{2} \cdot V_{BR} \cdot I_{AR} \cdot t_{AV}$$





We commit.
We innovate.
We partner.
We create value.



Never stop thinking