TMS320x2802x Piccolo High Resolution PWM

Reference Guide



Literature Number: SPRUGE8 December 2008



Contents

| Prefa | ace | | . 6 |
|-------|---------|--|-----|
| 1 | Introd | uction | . 9 |
| 2 | Opera | tional Description of HRPWM | 10 |
| | 2.1 | Controlling the HRPWM Capabilities | 11 |
| | 2.2 | Configuring the HRPWM | 13 |
| | 2.3 | Principle of Operation | 14 |
| | 2.4 | Scale Factor Optimizing Software (SFO) | 21 |
| | 2.5 | HRPWM Examples Using Optimized Assembly Code | 21 |
| 3 | HRPW | M Register Descriptions | 27 |
| | 3.1 | Register Summary | 27 |
| | 3.2 | Registers and Field Descriptions | 28 |
| Appe | endix A | SFO Library Software - SFO_TI_Build_V6.lib | 33 |
| | A.1 | Scale Factor Optimizer Function - int SFO() | 33 |
| | A.2 | Software Usage | 34 |



List of Figures

| 1 | Resolution Calculations for Conventionally Generated PWM | . 9 |
|----|--|-----|
| 2 | Operating Logic Using MEP | 10 |
| 3 | HRPWM Extension Registers and Memory Configuration | |
| 4 | HRPWM System Interface | 12 |
| 5 | HRPWM Block Diagram | 13 |
| 6 | Required PWM Waveform for a Requested Duty = 40.5% | 15 |
| 7 | Low % Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 0) | 17 |
| 8 | High % Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 0) | 18 |
| 9 | Up-Count Duty Cycle Range Limitation Example (HRPCTL[HRPE]=1) | 19 |
| 10 | Up-Down Count Duty Cycle Range Limitation Example (HRPCTL[HRPE]=1) | 19 |
| 11 | Simple Buck Controlled Converter Using a Single PWM | 22 |
| 12 | PWM Waveform Generated for Simple Buck Controlled Converter | 22 |
| 13 | Simple Reconstruction Filter for a PWM Based DAC | 24 |
| 14 | PWM Waveform Generated for the PWM DAC Function | 24 |
| 15 | HRPWM Configuration Register (HRCNFG) | 28 |
| 16 | Counter Compare A High Resolution Register (CMPAHR) | 29 |
| 17 | TB Phase High Resolution Register (TBPHSHR) | 29 |
| 18 | Time Base Period High Resolution Register | 29 |
| 19 | Compare A High Resolution Mirror Register | 30 |
| 20 | Time-Base Period High Resolution Mirror Register | 30 |
| 21 | High Resolution Period Control Register (HRPCTL) | 31 |
| 22 | High Resolution Micro Step Register (HRMSTEP) (EALLOW protected): | 31 |
| 23 | High Resolution Power Register (HRPWR) (EALLOW protected) | 32 |



List of Tables

| 1 | Resolution for PWM and HRPWM | 9 |
|-----|--|----|
| 2 | HRPWM Registers | 10 |
| 3 | Relationship Between MEP Steps, PWM Frequency and Resolution | 14 |
| 4 | CMPA vs Duty (left), and [CMPA:CMPAHR] vs Duty (right) | 15 |
| 5 | Duty Cycle Range Limitation for 3 SYSCLK/TBCLK Cycles | 18 |
| 6 | Register Descriptions | 27 |
| 7 | HRPWM Configuration Register (HRCNFG) Field Descriptions | 28 |
| 8 | Counter Compare A High Resolution Register (CMPAHR) Field Descriptions | 29 |
| 9 | TB Phase High Resolution Register (TBPHSHR) Field Descriptions | 29 |
| 10 | Time Base Period High-Resolution Register (TBPRDHR) Field Descriptions | 29 |
| 11 | Compare A High-Resolution Mirror Register (CMPAHRM) Field Descriptions | 30 |
| 12 | Time-Base Period High-Resolution Mirror Register (TBPRDHRM) Field Descriptions | 30 |
| 13 | High Resolution Period Control Register (HRPCTL) Field Descriptions | 31 |
| 14 | High Resolution Micro Step Register (HRMSTEP) Field Descriptions | 32 |
| 15 | High Resolution Power Register (HRPWR) Field Descriptions | 32 |
| A-1 | SFO Library Features | 33 |
| A-2 | Factor Values | 34 |



Preface SPRUGE8–December 2008

Read This First

About This Manual

This document describes the operation of the high-resolution extension to the pulse width modulator (HRPWM). The HRPWM module described in this reference guide is a Type 1 HRPWM. See the *TMS320x28xx, 28xxx DSP Peripheral Reference Guide* (SPRU566) for a list of all devices with an HRPWM module of the same type, to determine the differences between types, and for a list of device-specific differences within a type.

Notational Conventions

This document uses the following conventions.

- Hexadecimal numbers are shown with the suffix h. For example, the following number is 40 hexadecimal (decimal 64): 40h.
- Registers in this document are shown in figures and described in tables.
 - Each register figure shows a rectangle divided into fields that represent the fields of the register.
 Each field is labeled with its bit name, its beginning and ending bit numbers above, and its read/write properties below. A legend explains the notation used for the properties.
 - Reserved bits in a register figure designate a bit that is used for future device expansion.

Related Documentation From Texas Instruments

The following documents describe the C2000[™] devices and related support tools. Copies of these documents are available on the Internet at www.ti.com. *Tip:* Enter the literature number in the search box provided at <u>www.ti.com</u>.

The current documentation that describes the devices, related peripherals, and other technical collateral, is available in the C2000 DSP product folder at: <u>www.ti.com/c2000</u>.

Data Manual—

SPRS523— <u>TMS320F28022, 28023, 28024, 28025, 28026, 28027 Microcontrollers (MCUs)</u> contains the pinout, signal descriptions, as well as electrical and timing specifications for the 2802x devices.

CPU User's Guides—

SPRU430— <u>TMS320C28x DSP CPU and Instruction Set Reference Guide</u> describes the central processing unit (CPU) and the assembly language instructions of the TMS320C28x fixed-point digital signal processors (DSPs). It also describes emulation features available on these DSPs.

Peripheral Guides—

- **SPRU566** <u>TMS320x28xx</u>, <u>28xxx</u> <u>DSP</u> <u>Peripheral Reference Guide</u> describes the peripheral reference guides of the 28x digital signal processors (DSPs).
- **SPRUFN3** <u>TMS320x2802x Piccolo System Control and Interrupts Reference Guide</u> describes the various interrupts and system control features of the C2802x microcontrollers (MCUs).
- SPRUFN6— <u>TMS320x2802x Piccolo Boot ROM Reference Guide</u> describes the purpose and features of the bootloader (factory-programmed boot-loading software) and provides examples of code. It also describes other contents of the device on-chip boot ROM and identifies where all of the information is located within that memory.



Related Documentation From Texas Instruments

- **SPRUGE5** <u>TMS320x2802x Piccolo Analog-to-Digital Converter (ADC) and Comparator Reference</u> <u>Guide</u> describes how to configure and use the on-chip ADC module, which is a 12-bit pipelined ADC.
- **SPRUGE9** <u>TMS320x2802x Piccolo Enhanced Pulse Width Modulator (ePWM) Module Reference Guide</u> describes the main areas of the enhanced pulse width modulator that include digital motor control, switch mode power supply control, UPS (uninterruptible power supplies), and other forms of power conversion.
- **SPRUGE8** <u>TMS320x2802x Piccolo High-Resolution Pulse Width Modulator (HRPWM)</u> describes the operation of the high-resolution extension to the pulse width modulator (HRPWM).
- **SPRUGH1** <u>TMS320x2802x Piccolo Serial Communications Interface (SCI) Reference Guide</u> describes how to use the SCI.
- **SPRUFZ8** <u>TMS320x2802x Piccolo Enhanced Capture (eCAP) Module Reference Guide</u> describes the enhanced capture module. It includes the module description and registers.
- SPRUG71— TMS320x2802x Piccolo Serial Peripheral Interface (SPI) Reference Guide describes the SPI a high-speed synchronous serial input/output (I/O) port that allows a serial bit stream of programmed length (one to sixteen bits) to be shifted into and out of the device at a programmed bit-transfer rate.
- **SPRUFZ9** <u>TMS320x2802x Piccolo Inter-Integrated Circuit (I2C) Reference Guide</u> describes the features and operation of the inter-integrated circuit (I2C) module.

Tools Guides—

- **SPRU513** <u>TMS320C28x Assembly Language Tools User's Guide</u> describes the assembly language tools (assembler and other tools used to develop assembly language code), assembler directives, macros, common object file format, and symbolic debugging directives for the TMS320C28x device.
- SPRU514— <u>TMS320C28x Optimizing C Compiler User's Guide</u> describes the TMS320C28x[™] C/C++ compiler. This compiler accepts ANSI standard C/C++ source code and produces TMS320 DSP assembly language source code for the TMS320C28x device.
- SPRU608— The TMS320C28x Instruction Set Simulator Technical Overview describes the simulator, available within the Code Composer Studio for TMS320C2000 IDE, that simulates the instruction set of the C28x[™] core.

Trademarks

C2000, TMS320C28x, C28x are trademarks of Texas Instruments.



Reference Guide SPRUGE8-December 2008

High-Resolution Pulse Width Modulator (HRPWM)

This document is used in conjunction with the device-specific *Enhanced Pulse Width Modulator (ePWM) Module Reference Guide.*

The HRPWM module extends the time resolution capabilities of the conventionally derived digital pulse width modulator (PWM). HRPWM is typically used when PWM resolution falls below ~ 9-10 bits. The key features of HRPWM are:

- Extended time resolution capability
- Used in both duty cycle and phase-shift control methods
- Finer time granularity control or edge positioning using extensions to the Compare A and Phase registers
- Implemented using the A signal path of PWM, i.e., on the EPWMxA output. EPWMxB output has conventional PWM capabilities
- Self-check diagnostics software mode to check if the micro edge positioner (MEP) logic is running optimally
- Enables high resolution output on B signal path of PWM via PWM channel path swapping and inversion.
- Enables high-resolution period control on devices with a type 1 ePWM module. See device-specific data manual to determine if your device has a type 1 ePWM module for high-resolution period support.

| Торіс | Page |
|---|------|
| Table of Contents Preface | |
| 1 Introduction | |
| 2 Operational Description of HRPWM | 10 |
| 3 HRPWM Register Descriptions | 27 |
| Appendix A SFO Library Software - SFO_TI_Build_V6.lib | 33 |






1 Introduction

The ePWM peripheral is used to perform a function that is mathematically equivalent to a digital-to-analog converter (DAC). As shown in Figure 1, the effective resolution for conventionally generated PWM is a function of PWM frequency (or period) and system clock frequency.

Figure 1. Resolution Calculations for Conventionally Generated PWM



If the required PWM operating frequency does not offer sufficient resolution in PWM mode, you may want to consider HRPWM. As an example of improved performance offered by HRPWM, Table 1 shows resolution in bits for various PWM frequencies. Table 1 values assume a MEP step size of 180 ps. See the device data sheet for typical and maximum performance specifications for the MEP.

| PWMFreq | Regular Re | solution (PWM) | | | High Resol | ution (HRPWM) |
|---------|------------------|----------------|------------|------------------|------------|---------------|
| | 60 MHz SYSCLKOUT | | 40 MHz SYS | 40 MHz SYSCLKOUT | | |
| (kHz) | Bits | % | Bits | % | Bits | % |
| 20 | 11.6 | 0.0 | 11.0 | 0.1 | 18.1 | 0.000 |
| 50 | 10.2 | 0.1 | 9.6 | 0.1 | 16.8 | 0.001 |
| 100 | 9.2 | 0.2 | 8.6 | 0.3 | 15.8 | 0.002 |
| 150 | 8.6 | 0.3 | 8.1 | 0.4 | 15.2 | 0.003 |
| 200 | 8.2 | 0.3 | 7.6 | 0.5 | 14.8 | 0.004 |
| 250 | 7.9 | 0.4 | 7.3 | 0.6 | 14.4 | 0.005 |
| 500 | 6.9 | 0.8 | 6.3 | 1.3 | 13.4 | 0.009 |
| 1000 | 5.9 | 1.7 | 5.3 | 2.5 | 12.4 | 0.018 |
| 1500 | 5.3 | 2.5 | 4.7 | 3.8 | 11.9 | 0.027 |
| 2000 | 4.9 | 3.3 | 4.3 | 5.0 | 11.4 | 0.036 |

Table 1. Resolution for PWM and HRPWM

Although each application may differ, typical low frequency PWM operation (below 250 kHz) may not require HRPWM. HRPWM capability is most useful for high frequency PWM requirements of power conversion topologies such as:


- Single-phase buck, boost, and flyback
- Multi-phase buck, boost, and flyback
- Phase-shifted full bridge
- Direct modulation of D-Class power amplifiers




2 Operational Description of HRPWM

The HRPWM is based on micro edge positioner (MEP) technology. MEP logic is capable of positioning an edge very finely by sub-dividing one coarse system clock of a conventional PWM generator. The time step accuracy is on the order of 150 ps. See the device-specific data sheet for the typical MEP step size on a particular device. The HRPWM also has a self-check software diagnostics mode to check if the MEP logic is running optimally, under all operating conditions. Details on software diagnostics and functions are in Section 2.4.

Figure 2 shows the relationship between one coarse system clock and edge position in terms of MEP steps, which are controlled via an 8-bit field in the Compare A extension register (CMPAHR).





[†] For MEP range and rounding adjustment.

To generate an HRPWM waveform, configure the TBM, CCM, and AQM registers as you would to generate a conventional PWM of a given frequency and polarity. The HRPWM works together with the TBM, CCM, and AQM registers to extend edge resolution, and should be configured accordingly. Although many programming combinations are possible, only a few are needed and practical. These methods are described in Section 2.5.

Registers discussed but not found in this document can be seen in the device-specific *Enhanced Pulse Width Modulator (ePWM) Module Reference Guide.*

The HRPWM operation is controlled and monitored using the following registers:

Table 2. HRPWM Registers

| mnemonic | Address Offset | Shadowed | Description |
|---------------------------|----------------|----------|---|
| TBPHSHR | 0x0002 | No | Extension Register for HRPWM Phase (8 bits) |
| TBPRDHR | 0x0006 | Yes | Extension Register for HRPWM Period (8 bits) |
| CMPAHR | 0x0008 | Yes | Extension Register for HRPWM Duty (8 bits) |
| HRCNFG ⁽¹⁾ | 0x0020 | No | HRPWM Configuration Register |
| HRPWR ⁽¹⁾⁽²⁾ | 0x0021 | No | HRPWM Power Register |
| HRMSTEP ⁽¹⁾⁽²⁾ | 0x0026 | No | HRPWM MEP Step Register |
| TBPRDHRM ⁽³⁾ | 0x002A | Yes | Extension Mirror Register for HRPWM Period (8 bits) |

⁽¹⁾ This register is EALLOW protected

These registers only exist in the ePWM1 register space. They cannot be accessed from any other ePWM module's register space.
 The TBPRDHRM and CMPAHRM registers mirror the TBPRDHR and CMPAHR registers, respectively. Values written to these addresses writes to the shadow registers. Values read from the mirrored registers are indeterminate.




| www.ti.com | | | Operational Description of HRPWM |
|------------------------|----------------|----------|---|
| mnemonic | Address Offset | Shadowed | Description |
| CMPAHRM ⁽³⁾ | 0x002C | Yes | Extension Mirror Register for HRPWM Duty (8 bits) |

2.1 Controlling the HRPWM Capabilities

The MEP of the HRPWM is controlled by three extension registers, each 8-bits wide. These HRPWM registers are concatenated with the 16-bit TBPHS, TBPRD, and CMPA registers used to control PWM operation.

- TBPHSHR Time Base Phase High Resolution Register •
- **CMPAHR Counter Compare A High Resolution Register**
- TBPRDHR Time Base Period High Resolution Register. (avaliable on some devices)

Figure 3. HRPWM Extension Registers and Memory Configuration




These registers are mirrored and can be written to at 2 different memory locations (mirrored registers have an "M" А suffix (i.e. CMPA mirror = CMPAM)

В TBPRDHR and TBPRD may be written to as a 32-bit value only at the mirrored address

Not all devices may have TBPRD and TBPRDHR registers. See device-specific data sheet for more information

HRPWM capabilities are controlled using the Channel A PWM signal path. HRPWM support on the channel B signal path is available by properly configuring the HRCNFG register. Figure 4 shows how the HRPWM interfaces with the 8-bit extension registers.






A These events are generated by the type 1 ePWM digital compare (DC) submodule based on the levels of the COMPxOUT and TZ signals.









- (1) From ePWM Time-base (TB) submodule
- (2) From ePWM counter-compare (CC) submodule

2.2 Configuring the HRPWM

Once the ePWM has been configured to provide conventional PWM of a given frequency and polarity, the HRPWM is configured by programming the HRCNFG register located at offset address 20h. This register provides the following configuration options:

- **Edge Mode** The MEP can be programmed to provide precise position control on the rising edge (RE), falling edge (FE) or both edges (BE) at the same time. FE and RE are used for power topologies requiring duty cycle control(CMPA high-resolution control), while BE is used for topologies requiring phase shifting, e.g., phase shifted full bridge (TBPHS or TBPRD high-resolution control).
- **Control Mode** The MEP is programmed to be controlled either from the CMPAHR register (duty cycle control) or the TBPHSHR register (phase control). RE or FE control mode should be used with CMPAHR register. BE control mode should be used with TBPHSHR register. When the MEP is controlled from the TBPRDHR register (period control) the duty cycle and phase can also be controlled via their respective high-resolution registers.
- **Shadow Mode** This mode provides the same shadowing (double buffering) option as in regular PWM mode. This option is valid only when operating from the CMPAHR and TBPRDHR registers and should be chosen to be the same as the regular load option for the CMPA register. If TBPHSHR is used, then this option has no effect.
- **High-Resolution B Signal Control** The B signal path of an ePWM channel can generate a high-resolution output by either swapping the A and B outputs (the high-resolution signal will appear on ePWMxB instead of ePWMxA) or by outputting an inverted version of the high-resolution ePWMxA signal on the ePWMxB pin.
- Auto-conversion Mode This mode is used in conjunction with the scale factor optimization software only. For a type 1 HRPWM module, if auto-conversion is enabled, CMPAHR = fraction(PWMduty*PWMperiod)<<8. The scale factor optimization software will calculate the MEP scale factor in background code and automatically update the HRMSTEP register with the calculated number of MEP steps per coarse step. The MEP Calibration Module will then use the values in the HRMSTEP and CMPAHR register to automatically calculate the appropriate number of MEP steps represented by the fractional duty cycle and move the high-resolution ePWM signal edge accordingly. If auto-conversion is disabled, the CMPAHR register behaves like a type 0



HRPWM module and CMPAHR = (fraction(PWMduty * PWMperiod) * MEP Scale Factor)<<8 + 0x080. All of these calculations will need to be performed by user code in this mode, and the HRMSTEP register is ignored. Auto-conversion for high-resolution period has the same behavior as auto-conversion for high-resolution duty cycle. Auto-conversion must always be enabled for high-resolution period mode.

2.3 Principle of Operation

The MEP logic is capable of placing an edge in one of 255 (8 bits) discrete time steps (see device-specific data sheet for typical MEP step size). The MEP works with the TBM and CCM registers to be certain that time steps are optimally applied and that edge placement accuracy is maintained over a wide range of PWM frequencies, system clock frequencies and other operating conditions. Table 3 shows the typical range of operating frequencies supported by the HRPWM.

| System (MHz) | MEP Steps Per SYSCLKOUT ⁽¹⁾⁽²⁾⁽³⁾ | PWM MIN (Hz) ⁽⁴⁾ | PWM MAX (MHz) | Res. @ MAX (Bits) ⁽⁵⁾ |
|-----------------|---|--------------------------------|------------------|-------------------------------------|
| 40.0 | 139 | 916 | 2.00 | 11.4 |
| 50.0 | 111 | 763 | 2.50 | 11.1 |
| 60.0 | 93 | 916 | 3.00 | 10.9 |
| 70.0 | 79 | 1068 | 3.50 | 10.6 |
| 80.0 | 69 | 1221 | 4.00 | 10.4 |
| 90.0 | 62 | 1373 | 4.50 | 10.3 |
| 100.0 | 56 | 1526 | 5.00 | 10.1 |

Table 3. Relationship Between MEP Steps, PWM Frequency and Resolution

(1) System frequency = SYSCLKOUT, i.e. CPU clock. TBCLK = SYSCLKOUT.

⁽²⁾ Table data based on a MEP time resolution of 180 ps (this is an example value, see the device-specific data sheet for MEP limits.

⁽³⁾ MEP steps applied = $T_{SYSCLKOUT}/180$ ps in this example.

⁽⁴⁾ PWM minimum frequency is based on a maximum period value, i.e. TBPRD = 65535. PWM mode is asymmetrical up-count.

⁽⁵⁾ Resolution in bits is given for the maximum PWM frequency stated.

2.3.1 Edge Positioning

In a typical power control loop (e.g., switch modes, digital motor control [DMC], uninterruptible power supply [UPS]), a digital controller (PID, 2pole/2zero, lag/lead, etc.) issues a duty command, usually expressed in a per unit or percentage terms. Assume that for a particular operating point, the demanded duty cycle is 0.405 or 40.5% on time and the required converter PWM frequency is 1.25 MHz. In conventional PWM generation with a system clock of 60 MHz, the duty cycle choices are in the vicinity of 40.5%. In Figure 6, a compare value of 19 counts (i.e. duty = 39.6%) is the closest to 40.5% that you can attain. This is equivalent to an edge position of 316.7 ns instead of the desired 324 ns. This data is shown in Table 4.

By utilizing the MEP, you can achieve an edge position much closer to the desired point of 324 ns. Table 4 shows that in addition to the CMPA value, 44 steps of the MEP (CMPAHR register) will position the edge at 323.92 ns, resulting in almost zero error. In this example, it is assumed that the MEP has a step resolution of 180 ns.






Figure 6. Required PWM Waveform for a Requested Duty = 40.5%

Table 4. CMPA vs Duty (left), and [CMPA:CMPAHR] vs Duty (right)

| CMPA (count) ⁽¹⁾⁽²⁾⁽³⁾ | Duty % | High Time (ns) | CMPA (count) | CMPAHR (count) | Duty (%) | High Time (ns) |
|--------------------------------------|--------|----------------|--------------|----------------|----------|----------------|
| 15 | 31.25% | 250 | 19 | 40 | 40.40% | 323.2 |
| 16 | 33.33% | 267 | 19 | 41 | 40.42% | 323.38 |
| 17 | 35.42% | 283 | 19 | 42 | 40.45% | 323.56 |
| 18 | 37.50% | 300 | 19 | 43 | 40.47% | 323.74 |
| 19 | 39.58% | 316 | 19 | 44 | 40.49% | 323.92 |
| 20 | 41.67% | 333 | 19 | 45 | 40.51% | 324.1 |
| 21 | 43.75% | 350 | 19 | 46 | 40.54% | 324.28 |
| | | | 19 | 47 | 40.56% | 324.46 |
| Required | | | 19 | 48 | 40.58% | 324.64 |
| 19.4 | 40.50% | 324 | 19 | 49 | 40.60% | 324.82 |

⁽¹⁾ System clock, SYSCLKOUT and TBCLK = 60 MHz, 16.67 ns

For a PWM Period register value of 48 counts, PWM Period = 48 x 16.67 ns = 800 ns, PWM frequency = 1/800 ns = 1.25 MHz
 Assumed MEP step size for the above example = 180 ps

See the device-specific data manual for typical and maximum MEP values.

2.3.2 Scaling Considerations

The mechanics of how to position an edge precisely in time has been demonstrated using the resources of the standard (CMPA, TBPRD) and MEP (CMPAHR, TBPRDHR) registers. In a practical application, however, it is necessary to seamlessly provide the CPU a mapping function from a per-unit (fractional) duty cycle or period to a final integer (non-fractional) representation that is written to the [CMPA:CMPAHR] or [TBPRD:TBPRDHR] register combination. This section describes the mapping from a per-unit duty cycle only. The method for mapping from a per-unit period is similar.

To do this, first examine the scaling or mapping steps involved. It is common in control software to express duty cycle in a per-unit or percentage basis. This has the advantage of performing all needed math calculations without concern for the final absolute duty cycle, expressed in clock counts or high time in ns. Furthermore, it makes the code more transportable across multiple converter types running different PWM frequencies.

To implement the mapping scheme, a two-step scaling procedure is required.



| = 16.67 ns (60 MHz) |
|-----------------------|
| = 1.25 MHz (1/800 ns) |
| = 0.405 (40.5%) |
| = 48 |
| = 93 |
| = 0080h |
| |

Step 1: Percentage Integer Duty value conversion for CMPA register

| CMPA register value | = | int(PWMDuty*PWMperiod); int means integer part |
|---------------------|---|---|
| | = | int(0.405*48) |
| | = | int(19.4) |
| CMPA register value | = | 19 (13h) |

Step 2: Fractional value conversion for CMPAHR register

| CMPAHR register value = | (frac(PWMDuty*PWMperiod)* MEP_SF) << 8) + 0080h; frac means fractional part |
|-------------------------|---|
| = | (frac(19.4)*93 <<8) + 0080h; Shift is to move the value as CMPAHR high byte |
| = | ((0.4*93) << 8) + 0080h |
| = | (37<<8) + 0180h |
| = | 37*256 + 0080h ; Shifting left by 8 is the same multiplying by 256. |
| = | 9472+ 0080h |
| = | 2500h + 0080h |
| CMPAHR value = | 2580h; CMPAHR value = 2500h, lower 8 bits will be ignored by hardware. |

Note: If the AUTOCONV bit (HRCNFG.6) is set and the MEP_SF is in the HRMSTEP register, then CMPAHR register value = frac (PWMDuty*PWMperiod<<8). The rest of the conversion calculations are performed automatically in hardware, and the correct MEP-scaled signal edge appears on the ePWM channel output. If AUTOCONV is not set, the above calculations must be performed by software.



Note: The MEP scale factor (MEP_SF) varies with the system clock and DSP operating conditions. TI provides an MEP scale factor optimizing (SFO) software C function, which uses the built in diagnostics in each HRPWM and returns the best scale factor for a given operating point.

The scale factor varies slowly over a limited range so the optimizing C function can be run very slowly in a background loop.

The CMPA and CMPAHR registers are configured in memory so that the 32-bit data capability of the 28x CPU can write this as a single concatenated value, i.e. [CMPA:CMPAHR]. The TBPRDM and TBPRDHRM (mirror) registers are similarly configured in memory.

The mapping scheme has been implemented in both C and assembly, as shown in Section 2.5. The actual implementation takes advantage of the 32-bit CPU architecture of the 28xx, and is somewhat different from the steps shown in Section 2.3.1.

For time critical control loops where every cycle counts, the assembly version is recommended. This is a cycle optimized function (11 SYSCLKOUT cycles) that takes a Q15 duty value as input and writes a single [CMPA:CMPAHR] value.


2.3.3 Duty Cycle Range Limitation

In high resolution mode, the MEP is not active for 100% of the PWM period. It becomes operational:

- 3 SYSCLK cycles after the period starts when high-resolution period (TBPRDHR) control is not enabled.
- When high resolution period (TBPRDHR) control is enabled via the HRPCTL register:
 - In up-count mode: 3 SYSCLK cycles after the period starts until 3 SYSCLK cycles before the period ends.
 - In up-down count mode: when couting up, 3 cycles after CTR = 0 until 3 cycles before CTR = PRD, and when counting down, 3 cycles after CTR = PRD until 3 cycles before CTR = 0.

Duty cycle range limitations are illustrated in Figure 7 to Figure 10. This limitation imposes a duty cycle limit on the MEP. For example, precision edge control is not available all the way down to 0% duty cycle. Although for the first 3 cycles, the HRPWM capabilities are not available, regular PWM duty control is still fully operational down to 0% duty. In most applications this should not be an issue as the controller regulation point is usually not designed to be close to 0% duty cycle. To better understand the useable duty cycle range, see Table 5.








| HRPWM www | | | |
|--------------------------------|----------------------------------|---|--|
| Table 5. Duty C | ycle Range Limitation for 3 SYSC | CLK/TBCLK Cycles | |
| equency ⁽¹⁾ (Hz) | 3 Cycles Minimum Duty | 3 Cycles Maximum Duty ⁽²⁾ | |


| PWM Frequency ⁽¹⁾ (kHz) | 3 Cycles Minimum Duty | 3 Cycles Maximum Duty ⁽²⁾ |
|---------------------------------------|--------------------------|---|
| 200 | 1.00% | 99.00% |
| 400 | 2.00% | 98.00% |
| 600 | 3.00% | 97.00% |
| 800 | 4.00% | 96.00% |
| 1000 | 5.00% | 95.00% |
| 1200 | 6.00% | 94.00% |
| 1400 | 7.00% | 93.00% |
| 1600 | 8.00% | 92.00% |
| 1800 | 9.00% | 91.00% |
| 2000 | 10.00% | 90.00% |

(1) System clock - T_{SYSCLKOUT} = 16.67 ns System clock = TBCLK = 60 MHz

(2) This limitation applies only if high-resolution period (TBPRDHR) control is enabled.

If the application demands HRPWM operation in the low percent duty cycle region, then the HRPWM can be configured to operate in count-down mode with the rising edge position (REP) controlled by the MEP when high-resolution period is disabled (HRPCTL[HRPE] = 0). This is illustrated in Figure 8. In this case low percent duty limitation is no longer an issue. However, there will be a maximum duty limitation with same percent numbers as given in Table 5.











Figure 10. Up-Down Count Duty Cycle Range Limitation Example (HRPCTL[HRPE]=1)



2.3.4 High Resolution Period

High resolution period control using the MEP logic is supported on devices with a Type 1 ePWM module via the TBPRDHR(M) register.

The scaling procedure described for duty cycle in Section 2.3.2 applies for high-resolution period as well:

Assumptions for this example:

| System clock, SYSCLKOUT | = 16.67 ns (60 MHz) |
|--|-------------------------------|
| Required PWM frequency | = 175 kHz (period of 342.857) |
| Number of MEP steps per coarse step at 180 ps (MEP_SF) | = 93 (16.67 ns/180 ps) |
| Value to keep TBPRDHR within range of 1-255 and fractional rounding constant (default value) | = 0080h |



Problem:

| In up-count mode: | | | | | |
|--|---|--|--|--|--|
| If TBPRD = 342, then PWM frequency = 174.93 kHz (period = $(342+1)^* T_{TBCLK}$). | | | | | |
| TBPRD = 341, then PWM frequency = 175.44 kHz (period = $(341+1)^* T_{TBCLK}$). | | | | | |
| In up-down count mode: | | | | | |
| If TBPRD = 172, then PWM frequency = 174.42 | kHz (period = $(172^{*}2)^{*} T_{TBCLK}$). | | | | |
| If TBPRD = 171, then PWM frequency = 175.44 | kHz (period = $(171^{*}2)^{*} T_{TBCLK}$). | | | | |
| Solution: | | | | | |
| With 93 MEP steps per coarse step at 180 ps each: | | | | | |
| Step 1: Percentage Integer Period value conversion for TBPRD register | | | | | |
| Integer period value | = 342 * T _{TBCLK} | | | | |
| | = int (342.857) * T _{TBCLK} | | | | |
| | = int (PWMperiod) * T _{TBCLK} | | | | |
| In up-count mode: | | | | | |
| TBPRD register value | = 341 (TBPRD = period value - 1) | | | | |
| | = 0155h | | | | |
| In up-down count mode: | = 171 (TBPRD = period value / 2) | | | | |
| TBPRD register value | = 00ABh | | | | |
| | | | | | |
| Step 2: Fractional value conversion for TBPRDHR register | | | | | |

| TBPRDHR register value | = (frac(PWMperiod*MEP_SF)<<8) + 0080h (shift is to move the value as TBPRDHR high byte) |
|--|---|
| If auto-conversion enabled and HRMSTEP = MEP_SF value (93): | |
| TBPRDHR register value | =frac (342.857)<<8 |
| | =frac (PWMperiod)<<8 |
| | =0.857 × 256 |
| | =DB00h |
| The autoconversion will then automatically perform the calculation such that TBPRDHR MEP delay is scaled by hardware to: | =((TBPRDHR(15:0) >> 8) × HRMSTEP + 80h)>>8 |
| | = (00DBh × 93 + 80h) >> 8 |
| | =(500Fh) >> 8 |
| Period MEP delay | =0050h MEP Steps |

2.3.4.1 High-Resolution Period Configuration

To use High Resolution Period, the ePWMx module must be initialized as follows:

- 1. Enable ePWMx clock.
- 2. Disable TBCLKSYNC
- 3. Configure ePWMx registers AQ, TBPRD, CC, etc.
 - ePWMx may only be configured for up-count or up-down count modes. High-resolution period is



- not compatible with down-count mode.
- TBCLK must equal SYSCLKOUT
- TBPRD and CC registers must be configured for shadow loads.
- CMPCTL[LOADAMODE]
 - In up-count mode:CMPCTL[LOADAMODE] = 1 (load on CTR = PRD)
 - In up-down count mode: CMPCTL[LOADAMODE] = 0 (load on CTR = 0)
- 4. Configure HRPWM register such that:
 - HRCNFG[HRLOAD] = 2 (load on either CTR = 0 or CTR = PRD)
 - HRCNFG[AUTOCONV] = 1 (Enable auto-conversion)
 - HRCNFG[EDGMODE] = 3 (MEP control on both edges)
- For TBPHS: TBPHSHR synchronization with high-resolution period, set both HRPCTL[TBHSHRLOADE] = 1 and TBCTL[PHSEN] = 1. In up-down count mode these bits must be set to 1 regardless of the contents of TBPHSHR.
- 6. Enable high-resolution period control (HRPCTL[HRPE] = 1)
- 7. Enable TBCLKSYNC
- 8. TBCTL[SWFSYNC] = 1
- 9. HRMSTEP must contain a MEP scale factor (# of MEP steps per SYSCLKOUT coarse step) because auto-conversion is enabled.
- 10. To control high-resolution period, write to the TBPRDHR(M) registers.

2.4 Scale Factor Optimizing Software (SFO)

The micro edge positioner (MEP) logic is capable of placing an edge in one of 255 discrete time steps. As previously mentioned, the size of these steps is on the order of 150 ps (see device-specific data sheet for typical MEP step size on your device). The MEP step size varies based on worst-case process parameters, operating temperature, and voltage. MEP step size increases with decreasing voltage and increasing temperature and decreases with increasing voltage and decreasing temperature. Applications that use the HRPWM feature should use the TI-supplied MEP scale factor optimizer (SFO) software function. The SFO function helps to dynamically determine the number of MEP steps per SYSCLKOUT period while the HRPWM is in operation.

To utilize the MEP capabilities effectively during the Q15 duty (or period) to [CMPA:CMPAHR] or [TBPRD(M):TBPRDHR(M)] mapping function (see Section 2.3.2), the correct value for the MEP scaling factor (MEP_SF) needs to be known by the software. To accomplish this, the HRPWM module has built in self-check and diagnostics capabilities that can be used to determine the optimum MEP_SF value for any operating condition. TI provides a C-callable library containing one SFO function that utilizes this hardware and determines the optimum MEP_SF. As such, MEP Control and Diagnostics registers are reserved for TI use.

A detailed description of the SFO library - SFO_TI_Build_V6.lib software can be found in Appendix A.

2.5 HRPWM Examples Using Optimized Assembly Code.

The best way to understand how to use the HRPWM capabilities is through 2 real examples:

- 1. Simple buck converter using asymmetrical PWM (i.e. count-up) with active high polarity.
- 2. DAC function using simple R+C reconstruction filter.

The following examples all have Initialization/configuration code written in C. To make these easier to understand, the #defines shown below are used. Note, #defines introduced in the device-specific *Pulse Width Modulator (ePWM) Module Reference Guide* are also used.

Example 1 This example assumes MEP step size of 150 ps and does not use the SFO library.



Example 1. #Defines for HRPWM Header Files

2.5.1 Implementing a Simple Buck Converter

In this example, the PWM requirements for SYSCLKOUT = 60 MHz are:

- PWM frequency = 600 kHz (i.e., TBPRD = 100)
- PWM mode = asymmetrical, up-count
- Resolution = 12.7 bits (with a MEP step size of 150 ps)

Figure 11 and Figure 12 show the required PWM waveform. As explained previously, configuration for the ePWM1 module is almost identical to the normal case except that the appropriate MEP options need to be enabled/selected.







Figure 12. PWM Waveform Generated for Simple Buck Controlled Converter





www.ti.com

The example code shown consists of two main parts:

- Initialization code (executed once)
- Run time code (typically executed within an ISR)

Example 2 shows the Initialization code. The first part is configured for conventional PWM. The second part sets up the HRPWM resources.

This example assumes MEP step size of 150 ps and does not use the SFO library.

Example 2. HRPWM Buck Converter Initialization Code

```
void HrBuckDrvCnf(void)
ł
     // Config for conventional PWM first
    EPwmlRegs.TBCTL.bit.PRDLD = TB_IMMEDIATE;
                                                   // set Immediate load
    EPwmlRegs.TBPRD = 100;
                                                   // Period set for 600 kHz PWM
    hrbuck_period = 200;
                                                   // 2 x Period, for Q15 to Q0 scaling
    EPwmlRegs.TBCTL.bit.CTRMODE = TB_COUNT_UP;
    EPwmlRegs.TBCTL.bit.PHSEN = TB_DISABLE;
                                                   // EPWM1 is the Master
    EPwmlRegs.TBCTL.bit.SYNCOSEL = TB_SYNC_DISABLE;
    EPwmlRegs.TBCTL.bit.SYNCOSEL = TB_SYNC_DISABLE;
     EPwmlRegs.TBCTL.bit.HSPCLKDIV = TB_DIV1;
    EPwmlRegs.TBCTL.bit.CLKDIV = TB DIV1;
     // Note: ChB is initialized here only for comparison purposes, it is not required
    EPwmlRegs.CMPCTL.bit.LOADAMODE = CC_CTR_ZERO;
    EPwmlRegs.CMPCTL.bit.SHDWAMODE = CC_SHADOW;
     EPwmlRegs.CMPCTL.bit.LOADBMODE = CC_CTR_ZERO; // optional
     EPwmlRegs.CMPCTL.bit.SHDWBMODE = CC_SHADOW; // optional
     EPwmlRegs.AQCTLA.bit.ZRO = AQ_SET;
    EPwmlRegs.AQCTLA.bit.CAU = AQ_CLEAR;
    EPwmlRegs.AQCTLB.bit.ZRO = AQ_SET;
                                                   // optional
     EPwmlRegs.AQCTLB.bit.CBU = AQ_CLEAR;
                                                    // optional
     // Now configure the HRPWM resources
     EALLOW;
                                                    // Note these registers are protected
                                                    // and act only on ChA
    EPwmlRegs.HRCNFG.all = 0x0;
                                                    // clear all bits first
    EPwmlRegs.HRCNFG.bit.EDGMODE = HR_FEP; // Control Falling Edge Position
EPwmlRegs.HRCNFG.bit.CTLMODE = HR_CMP; // CMPAHR controls the MEP
                                                   // CMPAHR controls the MEP
    EPwmlRegs.HRCNFG.bit.HRLOAD = HR_CTR_ZERO;
                                                    // Shadow load on CTR=Zero
    EDIS;
    MEP_SF = 111*256;
                                                      // Start with typical Scale Factor
                                                     //value for 60 MHz
                                 // Note: Use SFO functions to update MEP_SF dynamically
}
```

Example 3 shows an assembly example of run-time code for the HRPWM buck converter.

Example 3. HRPWM Buck Converter Run-Time Code

```
EPWM1_BASE .set 0x6800
CMPAHR1
         .set EPWM1_BASE+0x8
HRBUCK_DRV; (can execute within an ISR or loop)
MOVW DP, #_HRBUCK_In
    MOVL XAR2,@_HRBUCK_In ; Pointer to Input Q15 Duty (XAR2)
    MOVL XAR3,#CMPAHR1
                            ; Pointer to HRPWM CMPA reg (XAR3)
    ; Output for EPWM1A (HRPWM)
    MOV T,*XAR2
                            ; T <= Duty
    MPYU ACC,T,@_hrbuck_period ; Q15 to Q0 scaling based on Period
    MOV
         T,@_MEP_SF ; MEP scale factor (from optimizer s/w)
    MPYU P,T,@AL
                            ; P <= T * AL, Optimizer scaling
    ADD ACC, #0x080 ; AL <= P, move result back to ACC
; MEP range and rounding adjustment
; CMPA:CMPAHR(31:8) = 3CC
    ; Output for EPWM1B (Regular Res) Optional - for comparison purpose only
    MOV
         *+XAR3[2],AH
                            ; Store ACCH to regular CMPB
```




2.5.2 Implementing a DAC function Using an R+C Reconstruction Filter


In this example, the PWM requirements are:


- PWM frequency = 400 kHz (i.e. TBPRD = 150)
- PWM mode = Asymmetrical, Up-count
- Resolution = 14 bits (MEP step size = 150 ps)

Figure 13 and Figure 14 show the DAC function and the required PWM waveform. As explained previously, configuration for the ePWM1 module is almost identical to the normal case except that the appropriate MEP options need to be enabled/selected.









The example code shown consists of two main parts:

- Initialization code (executed once)
- Run time code (typically executed within an ISR)

This example assumes a typical MEP_SP and does not use the SFO library.

Example 4 shows the Initialization code. The first part is configured for conventional PWM. The second part sets up the HRPWM resources.





Example 4. PWM DAC Function Initialization Code

```
void HrPwmDacDrvCnf(void)
ł
     // Config for conventional PWM first
   EPwmlRegs.TBCTL.bit.PRDLD = TB_IMMEDIATE;
                                                    // Set Immediate load
   EPwmlRegs.TBPRD = 150;
                                                    // Period set for 400 kHz PWM
                                                    // Used for Q15 to Q0 scaling
   hrDAC_period = 150;
   EPwmlRegs.TBCTL.bit.CTRMODE = TB_COUNT_UP;
   EPwmlRegs.TBCTL.bit.PHSEN = TB_DISABLE;
                                                    // EPWM1 is the Master
   EPwmlRegs.TBCTL.bit.SYNCOSEL = TB_SYNC_DISABLE;
   EPwm1Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;
   EPwmlRegs.TBCTL.bit.CLKDIV = TB_DIV1;
   // Note: ChB is initialized here only for comparison purposes, it is not required
   EPwm1Regs.CMPCTL.bit.LOADAMODE = CC_CTR_ZERO;
   EPwmlRegs.CMPCTL.bit.SHDWAMODE = CC_SHADOW;
   EPwmlRegs.CMPCTL.bit.LOADBMODE = CC_CTR_ZERO; // optional
   EPwmlRegs.CMPCTL.bit.SHDWBMODE = CC_SHADOW;
                                                   // optional
   EPwmlRegs.AQCTLA.bit.ZRO = AQ_SET;
   EPwmlRegs.AQCTLA.bit.CAU = AQ_CLEAR;
   EPwmlRegs.AQCTLB.bit.ZRO = AQ_SET;
                                               // optional
   EPwmlRegs.AQCTLB.bit.CBU = AQ_CLEAR;
                                               // optional
   // Now configure the HRPWM resources
                                                   // Note these registers are protected
   EALLOW;
                                                   // and act only on ChA.
   EPwmlRegs.HRCNFG.all = 0x0;
                                                   // Clear all bits first
   EPwmlRegs.HRCNFG.bit.EDGMODE = HR_FEP;
                                                  // Control falling edge position
   EPwmlRegs.HRCNFG.bit.CTLMODE = HR_CMP;
                                                   // CMPAHR controls the MEP.
   EPwmlRegs.HRCNFG.bit.HRLOAD = HR_CTR_ZERO;
                                                   // Shadow load on CTR=Zero.
   EDIS;
   MEP_SF = 111*256;
                                                    // Start with typical Scale Factor
                                                   // value for 60 MHz.
                                                   // Use SFO functions to update MEP_SF
                                                   // dynamically.
}
```

Example 5 shows an assembly example of run-time code that can execute in a high-speed ISR loop.



```
Example 5. PWM DAC Function Run-Time Code
```

```
EPWM1_BASE
                     .set
                                0x6800
CMPAHR1
                       .set
                                EPWM1_BASE+0x8
HRPWM_DAC_DRV; (can execute within an ISR or loop)
MOVW DP, #_HRDAC_In
                                       ; Pointer to input Q15 duty (XAR2)
       MOVL XAR2,@_HRDAC_In
      MOVL XAR3, #CMPAHR1
                                               ; Pointer to HRPWM CMPA reg (XAR3)
; Output for EPWM1A (HRPWM)

      MOV
      T,*XAR2
      ; T <= duty</td>

      MPY
      ACC,T,@_hrDAC_period
      ; Q15 to Q0 scaling based on period

      ADD
      ACC,@_HrDAC_period<<15</td>
      ; Offset for bipolar operation

      MOV
      T @ MEP_SE
      : MEP_scale factor (from optimizer of the scale factor)

      MOV T,@_MEP_SF
                                              ; MEP scale factor (from optimizer s/w)
                                              ; P <= T * AL, optimizer scaling
; AL <= P, move result back to ACC
       MPYU P,T,@AL
      MOVH @AL,P
       ADD ACC, #0x080
                                              ; MEP range and rounding adjustment
      MOVL *XAR3,ACC
                                               ; CMPA:CMPAHR(31:8) <= ACC
; Output for EPWM1B (Regular Res) Optional - for comparison purpose only
             *+XAR3[2],AH
      MOV
                                             ; Store ACCH to regular CMPB
```



3 HRPWM Register Descriptions

This section describes the applicable HRPWM registers

3.1 Register Summary

A summary of the registers required for the HRPWM is shown in Table 6.

Table 6. Register Descriptions

| Name | Offset | Size(x16)/Shadow | Description |
|--|--------|------------------|--|
| Time Base Registers | | | |
| TBCTL | 0x0000 | 1/0 | Time Base Control Register |
| TBSTS | 0x0001 | 1/0 | Time Base Status Register |
| TBPHSHR | 0x0002 | 1/0 | Time Base Phase High Resolution Register |
| TBPHS | 0x0003 | 1/0 | Time Base Phase Register |
| TBCNT | 0x0004 | 1/0 | Time Base Counter Register |
| TBPRD | 0x0005 | 1/1 | Time Base Period Register Set |
| TBPRDHR | 0x0006 | 1/1 | Time Base Period High Resolution Register Set |
| Compare Registers | | | |
| CMPCTL | 0x0007 | 1/0 | Counter Compare Control Register |
| CMPAHR | 0x0008 | 1/1 | Counter Compare A High Resolution Register Set |
| CMPA | 0x0009 | 1/1 | Counter Compare A Register Set |
| СМРВ | 0x000A | 1/1 | Counter Compare B Register Set |
| HRPWM Registers | | | |
| HRCNFG | 0x0020 | 1/0 | HRPWM Configuration Register |
| HRPWR ⁽¹⁾ | 0x0021 | 1/0 | HRPWM Power Register |
| HRMSTEP ⁽¹⁾ | 0x0026 | 1/0 | HRPWM MEP Step Register |
| High Resolution Period Mirror Registers | & | | |
| HRPCTL | 0x0028 | 1/0 | High Resolution Period Control Register |
| TBPRDHRM | 0x002A | 1/1 | Time Base Period High Resolution Mirror Register Set |
| TBPRDM | 0x002B | 1/1 | Time Base Period Mirror Register Set |
| CMPAHRM | 0x002C | 1/1 | Counter Compare A High Resolution Mirror Register Set |
| CMPAM | 0x002D | 1/1 | Counter Compare A Mirror Register Set |

⁽¹⁾ These registers only exist in the ePWM1 register space. They cannot be accessed from any other ePWM module's register space.



Registers and Field Descriptions 3.2

| 15 | | | | | | | 8 |
|--------|----------|---------|-------------------|-------|---------|------|------|
| | | | Rese | erved | | | |
| | | | R | -0 | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SWAPAB | AUTOCONV | SELOUTB | • | OAD | CTLMODE | EDGI | MODE |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 R/W-0 R/W-0 | | W-0 | | |

Figure 15. HRPWM Configuration Register (HRCNFG)

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 7. HRPWM Configuration Register (HRCNFG) Field Descriptions

| 7 SWA 6 AUTC 5 SELC 4-3 HRLC 2 CTLN | JTOCONV | 0 | Reserved Swap ePWM A & B Output Signals This bit enables the swapping of the A & B signal outputs. The selection is as follows: ePWMxA and ePWMxB outputs are unchanged. ePWMxA signal appears on ePWMxB output and ePWMxB signal appears on ePWMxA output. |
|---|---------|----|---|
| 6 AUTC 5 SELC 4-3 HRLC 2 CTLM | | _ | This bit enables the swapping of the A & B signal outputs. The selection is as follows: ePWMxA and ePWMxB outputs are unchanged. |
| 5 SELC 4-3 HRLC 2 CTLN | JTOCONV | _ | ePWMxA and ePWMxB outputs are unchanged. |
| 5 SELC 4-3 HRLC 2 CTLN | JTOCONV | _ | |
| 5 SELC 4-3 HRLC 2 CTLN | JTOCONV | 1 | ePWMxA signal appears on ePWMxB output and ePWMxB signal appears on ePWMxA output. |
| 5 SELC 4-3 HRLC 2 CTLN | JTOCONV | | |
| 4-3 HRLC 2 CTLN | | | Auto Convert Delay Line Value |
| 4-3 HRLC 2 CTLN | 1 | | This bit is used in conjunction with the SFO library function. It selects whether the fractional duty cycle/period/phase in the CMPAHR/TBPRDHR/TBPHSHR register is automatically scaled by the MEP scale factor in the HRMSTEP register or manually scaled by calculations in application software. |
| 4-3 HRLC 2 CTLN | | 0 | Automatic HRMSTEP scaling is disabled. |
| 4-3 HRLC 2 CTLN | | 1 | Automatic HRMSTEP scaling is enabled. |
| 4-3 HRLC 2 CTLN | | | If application software is manually scaling the fractional duty cycle, or phase (i.e. software sets CMPAHR = (fraction(PWMduty * PWMperiod) * MEP Scale Factor)<<8 + 0x080 for duty cycle), then this mode must be disabled. |
| 2 CTLN | ELOUTB | | EPWMxB Output Select Bit |
| 2 CTLN | | | This bit selects which signal is output on the ePWMxB channel output. |
| 2 CTLN | | 0 | ePWMxB output is normal. |
| 2 CTLN | | 1 | ePWMxB output is inverted version of ePWMxA signal. |
| | RLOAD | | Shadow Mode Bit |
| | | | Selects the time event that loads the CMPAHR shadow value into the active register. |
| | | 00 | Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) |
| | | 01 | Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) |
| | | 10 | Load on either CTR = Zero or CTR = PRD |
| | | 11 | Reserved |
| 1-0 EDGI | FLMODE | | Control Mode Bits |
| 1-0 EDGI | | | Selects the register (CMP/TBPRD or TBPHS) that controls the MEP: |
| 1-0 EDGI | | 0 | CMPAHR(8) or TBPRDHR(8) Register controls the edge position (i.e., this is duty or period control mode). (Default on Reset) |
| 1-0 EDGI | | 1 | TBPHSHR(8) Register controls the edge position (i.e., this is phase control mode). |
| | DGMODE | | Edge Mode Bits |
| | | | Selects the edge of the PWM that is controlled by the micro-edge position (MEP) logic: |
| | | 00 | HRPWM capability is disabled (default on reset) |
| | | 01 | MEP control of rising edge (CMPAHR) |
| | I | 10 | MEP control of falling edge (CMPAHR) |
| | | 11 | MEP control of both edges (TBPHSHR or TBPRDHR) |





Figure 16. Counter Compare A High Resolution Register (CMPAHR)

| 15 | 8 | 7 | 0 |
|------|-----|----------|---|
| CMPA | .HR | Reserved | |
| | -0 | R/W-0 | |

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 8. Counter Compare A High Resolution Register (CMPAHR) Field Descriptions

| Bit | Field | Value | Description |
|------|----------|-------|--|
| 15-8 | CMPAHR | | Compare A High Resolution register bits for MEP step control. Valid MEP range of operation 0-254h. |
| 7-0 | Reserved | | |

Figure 17. TB Phase High Resolution Register (TBPHSHR)

| 15 | | 8 | 7 | 0 |
|----|--------|---|----------|---|
| | TBPHSH | | Reserved | |
| | R/W-0 | | R/W-0 | |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 9. TB Phase High Resolution Register (TBPHSHR) Field Descriptions

| Bit | Field | Value | Description | |
|------|----------|-------|--------------------------------------|--|
| 15-8 | TBPHSH | | Time base phase high resolution bits | |
| 7-0 | Reserved | | | |

Figure 18. Time Base Period High Resolution Register

| 15 | | 8 |
|----|----------|---|
| | TBPRDHR | |
| | R/W-0 | |
| | | |
| 7 | | 0 |
| | Reserved | |
| | R-0 | |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 10. Time Base Period High-Resolution Register (TBPRDHR) Field Descriptions

| Bit | Field | Value | Description |
|------|----------|--------|---|
| 15-8 | PRDHR | 00-FFh | Period High Resolution Bits |
| | | | These 8-bits contain the high-resolution portion of the period value. |
| | | | The TBPRDHR register is not affected by the TBCTL[PRDLD] bit. Reads from this register always reflect the shadow register. Likewise writes are also to the shadow register. The TBPRDHR register is only used when the high resolution period feature is enabled. |
| | | | This register is only available with ePWM modules which support high-resolution period control. |
| 7-0 | Reserved | | Reserved for TI Test |



www.ti.com

| Figure 19. Compare A High | Resolution Mirror Register |
|---------------------------|-----------------------------------|
|---------------------------|-----------------------------------|

| 15 | | 8 |
|----|----------|---|
| | CMPAHR | |
| | R/W-0 | |
| | | |
| 7 | | 0 |
| | Reserved | |

R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 11. Compare A High-Resolution Mirror Register (CMPAHRM) Field Descriptions

| Bit | Field | Value | Description | | | |
|------|----------|--------|--|--|--|--|
| 15-8 | CMPAHR | 00-FFh | Compare A High Resolution Bits | | | |
| | | | Writes to both the CMPAHR and CMPAHRM locations access the high-resolution (least significant 8-bit) portion of the Counter Compare A value. The only difference is that unlike CMPAHR, reads from the mirror register, CMPAHRM, are indeterminate (reserved for TI Test). | | | |
| | | | By default writes to this register are shadowed. Shadowing is enabled and disabled by the CMPCTL[SHDWAMODE] bit as described for the CMPAM register. | | | |
| 7-0 | Reserved | 00-FFh | Reserved for TI Test | | | |

Figure 20. Time-Base Period High Resolution Mirror Register

| 15 | | 8 |
|----|----------|---|
| | TBPRDHR | |
| | R/W-0 | |
| | | |
| 7 | | 0 |
| | Reserved | |

R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 12. Time-Base Period High-Resolution Mirror Register (TBPRDHRM) Field Descriptions

| Bit | Field | Value | Description |
|------|----------|--------|---|
| 15-8 | TBPRDHR | 00-FFh | Period High Resolution Bits |
| | | | These 8-bits contain the high-resolution portion of the period value. |
| | | | TBPRD provides backwards compatibility with earlier ePWM modules. The mirror registers (TBPRDM and TBPRDHRM) allow for 32-bit writes to TBPRDHR in one access. Due to the odd-numbered memory address location of the TBPRD legacy register, a 32-bit write is not possible with TBPRD and TBPRDHR. |
| | | | The TBPRDHRM register is not affected by the TBCTL[PRDLD] bit |
| | | | Writes to both the TBPRDHR and TBPRDM locations access the high-resolution (least significant 8-bit) portion of the Time Base Period value. The only difference is that unlike TBPRDHR, reads from the mirror registerTBPRDHRM, are indeterminate (reserved for TI Test). |
| | | | The TBPRDHRM register is available with ePWM modules which support high-respolution period control and is used only when the high resolution period feature is enabled. |
| 7-0 | Reserved | | Reserved |





HRPWM Register Descriptions

Figure 21. High Resolution Period Control Register (HRPCTL) 15 8 Reserved R-0 0 7 3 2 1 TBPHSHR PWMSYNC HRPE Reserved LOADE SEL R/W-0 R/W-0 R-0 R/W-0

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 13. High Resolution Period Control Register (HRPCTL) Field Descriptions

| Bit | Field | Value | Description ⁽¹⁾⁽²⁾ |
|------|--------------|-------|---|
| 15-3 | Reserved | | Reserved |
| 2 | TBPHSHRLOADE | | TBPHSHR Load Enable |
| | | | This bit allows you to synchronize ePWM modules with a high-resolution phase on a SYNCIN, TBCTL[SWFSYNC] or digital compare event. This allows for multiple ePWM modules operating at the same frequency to be phase aligned with high-resolution. |
| | | 0 | Disables synchronization of high-resolution phase on a SYNCIN, TBCTL[SWFSYNC] or digital compare event: |
| | | 1 | Synchronize the high-resolution phase on a SYNCIN, TBCTL[SWFSYNC] or digital comparator synchronization event. The phase is synchronized using the contents of the high-resolution phase TBPHSHR register. |
| | | | The TBCTL[PHSEN] bit which enables the loading of the TBCTR register with TBPHS register value on a SYNCIN or TBCTL[SWFSYNC] event works independently. However, users need to enable this bit also if they want to control phase in conjunction with the high-resolution period feature. |
| | | | This bit and the TBCTL[PHSEN] bit must be set to 1 when high-resolution period is enabled for up-down count mode even if TBPHSHR = 0x0000. |
| 1 | PWMSYNCSEL | | PWMSYNC Source Select Bit |
| | | | This bit selects the source for the PWMSYNC signal. The PWMSYNC signal is used by external modules such as the COMPx module for syncing timing to the selected ePWM module: |
| | | 0 | PWMSYNC generated at time-base counter = period (TBCTR = TBPRD). |
| | | 1 | PWMSYNC generated at time-base counter = zero (TBCTR = 0x0000). |
| 0 | HRPE | | High Resolution Period Enable Bit |
| | | 0 | High resolution period feature disabled. In this mode the ePWM behaves as a Type 0 ePWM. |
| | | 1 | High resolution period enabled. In this mode the HRPWM module can control high-resolution of both the duty and frequency. |
| | | | When high-resolution period is enabled, TBCTL[CTRMODE] = 0,1 (down-count mode) is not supported. |

This register is EALLOW protected.
 This register is used with Type 1 eP

²⁾ This register is used with Type 1 ePWM modules (support high-resolution period) only.

Figure 22. High Resolution Micro Step Register (HRMSTEP) (EALLOW protected):

| 15 8 | 7 0 |
|----------|---------|
| Reserved | HRMSTEP |
| | R/W-0 |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



HRPWM Register Descriptions

www.ti.com

Table 14. High Resolution Micro Step Register (HRMSTEP) Field Descriptions

| Bit | Field | Value | Description |
|------|----------|--------|---|
| 15:8 | Reserved | | Reserved |
| 7:0 | HRMSTEP | 00-FEh | High Resolution MEP Step |
| | | | When auto-conversion is enabled (HRCNFG[AUTOCONV] = 1), This 8-bit field contains the MEP_ScaleFactor (number of MEP steps per coarse steps) used by the hardware to automatically convert the value in the CMPAHR, TBPHSHR, or TBPRDHR register to a scaled micro-edge delay on the high-resolution ePWM output. |
| | | | The value in this register is written by the SFO calibration software at the end of each calibration run. |

Figure 23. High Resolution Power Register (HRPWR) (EALLOW protected)

| 15 | | 10 | 9 | | 6 | 5 | | 0 |
|----|----------|----|---|--------|---|---|----------|---|
| | Reserved | | | MEPOFF | | | Reserved | |
| | R/W-0 | | | R/W-0 | | | R/W-0 | |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 15. High Resolution Power Register (HRPWR) Field Descriptions

| Bit | Field | Value | Description |
|-------|----------|-------|--|
| 15-10 | Reserved | | Reserved for TI Test |
| 9-6 | MEPOFF | 0-Fh | MEP Calibration OFF bits |
| | | | When not using MEP calibration, setting these bits to all 1's disables MEP calibration logic in the HRPWM and reduces power consumption. |
| 5-0 | Reserved | | Reserved for TI Test |



Appendix A SFO Library Software - SFO_TI_Build_V6.lib

The following table lists several features of the SFO_TI_Build_V6.lib library

| | SYSCLK Freq | SFO_TI_Build_V6.lib | Unit | |
|---|-------------|---------------------|--------------|--|
| Max. HRPWM channels supported | - | 8 | channels | |
| Total static variable memory size | - | 11 | words | |
| Completion-checking? | - | Yes | - | |
| Typical time required for SFO() to update MEP_ScaleFactor if called repetitively without interrupts | 60 MHz | 2.23 | milliseconds | |
| | 40 MHz | 3.36 | milliseconds | |

Table A-1. SFO Library Features

A functional description of the SFO library routine, SFO(), is found below:

A.1 Scale Factor Optimizer Function - int SFO()

This routine drives the micro-edge positioner (MEP) calibration module to run SFO diagnostics and determine the appropriate MEP scale factor (number of MEP steps per coarse SYSCLKOUT step) for a device at any given time.

If SYSCLKOUT = TBCLK = 60 MHz and assuming the MEP step size is 150 ps, the typical scale factor value at 60 MHz = 111 MEP steps per TBCLK unit (16.67 ns)

The function returns a MEP scale factor value:

MEP_ScaleFactor = Number of MEP steps/SYSCLKOUT.

Constraints when using this function:

- SFO() can be used with a minimum SYSCLKOUT = TBCLK of 40 MHz. MEP diagnostics logic uses SYSCLKOUT and not TBCLK, so the SYSCLKOUT restriction is an important constraint.
- At any time, SFO() can be called to run SFO diagnostics on the MEP calibration module

Usage:

- SFO() can be called at any time in the background while the ePWM channels are running in HRPWM mode. The scale factor result obtained in MEP_ScaleFactor can be applied to all ePWM channels running in HRPWM mode because the function makes use of the diagnostics logic in the MEP calibration module (which runs independently of ePWM channels).
- This routine returns a 1 when calibration is finished, and a new scale factor has been calculated or a 0 if calibration is still running. The routine returns a 2 if there is an error, and the MEP_ScaleFactor is greater than the maximum 254 fine steps per coarse SYSCLKOUT cycle. In this case, auto-conversion cannot be enabled.
- All ePWM modules operating in HRPWM incur only a 3-SYSCLKOUT cycle minimum duty cycle limitation when high-resolution period control is not used. If high-resolution period control is enabled, there is an additional duty cycle limitation 3-SYSCLKOUT cycles before the end of the PWM period.
- The SFO() function also updates the HRMSTEP register with the scale factor result. If the HRCNFG[AUTOCONV] bit is set, the application software is responsible only for setting CMPAHR = fraction(PWMduty*PWMperiod)<<8 or TBPRDHR = fraction (PWMperiod) while running SFO() in the background. The MEP Calibration Module will then use the values in the HRMSTEP and CMPAHR/TBPRDHR register to automatically calculate the appropriate number of MEP steps represented by the fractional duty cycle or period and move the high-resolution ePWM signal edge accordingly.
- If the HRCNFG[AUTOCONV] bit is clear, the HRMSTEP register is ignored. The application software
 will need to perform the necessary calculations manually so that:
 - CMPAHR = (fraction(PWMduty * PWMperiod) * MEP Scale Factor)<<8 + 0x080.



- Similar behavior applies for TBPHSHR. Auto-conversion must be enabled when using TBPRDHR.

The routine can be run as a background tasks in a slow loop requiring negligible CPU cycles. The repetition rate at which an SFO function needs to be executed depends on the application's operating environment. As with all digital CMOS devices temperature and supply voltage variations have an effect on MEP operation. However, in most applications these parameters vary slowly and therefore it is often sufficient to execute the SFO function once every 5 to 10 seconds or so. If more rapid variations are expected, then execution may have to be performed more frequently to match the application. Note, there is no high limit restriction on the SFO function repetition rate, hence it can execute as quickly as the background loop is capable.

While using the HRPWM feature, HRPWM logic will not be active for the first 3 SYSCLKOUT cycles of the PWM period (and the last 3 SYSCLKOUT cycles of the PWM period if TBPRDHR is used). While running the application in this configuration, if CMPA register value is less than 3 cycles (and greater than TBPRD minus 3 cycles if TBPRDHR is used), then its CMPAHR (or TBPRDHR) register must be cleared to zero. This would avoid any unexpected transitions on PWM signal.

A.2 Software Usage

The software library function SFO(), calculates the MEP scale factor for the HRPWM-supported ePWM modules. The scale factor is an integer value in the range 0-254, and represents the number of micro step edge positions available for a system clock period. The scale factor value is returned in an integer variable called MEP_ScaleFactor. For example, see Table A-2.

Table A-2. Factor Values

| Software Function call | Functional Description | Updated Variables |
|------------------------|---|-------------------------------------|
| 0 | Returns MEP scale factor in MEP_ScaleFactor and in the HRMSTEP register | MEP_ScaleFactor & HRMSTEP register. |

To use the HRPWM feature of the ePWMs it is recommended that the SFO function be used as described here.

Step 1. Add "Include" Files

The SFO_V6.h file needs to be included as follows. This include file is mandatory while using the SFO library function. For theTMS320F2802x devices, the *C2802x C/C++ Header Files and Peripheral Examples*. DSP2802x_Device.h and DSP2802x_Epwm_defines.h are necessary. For other device families, the device_specific equivalent files in the header files and peripheral examples software packages for those devices should be used. These include files are optional if customized header files are used in the end applications.

Example A-1. A Sample of How to Add "Include" Files

```
#include "DSP2802x_Device.h" // DSP2802x Headerfile
#include "DSP2802x_EPwm_defines.h" // init defines
#include "SF0_V6.h" // SF0 lib functions (needed for HRPWM)
```

Step 2. Element Declaration

Declare an integer variable for the scale factor value as follows:

```
Example A-2. Declaring an Element
```

```
int MEP_ScaleFactor = 0; //scale factor value
volatile struct EPWM_REGS *ePWM[] = {&EPwm1Regs, &EPwm2Regs, &EPwm3Regs,
&EPwm4Regs};
```

Step 3. MEP_ScaleFactor Initialization



The SFO() function does not require a starting scale factor value in MEP_ScaleFactor. Prior to using the MEP_ScaleFactor variable in application code, SFO() should be called to drive the MEP calibration module to calculate an MEP ScaleFactor value.

As part of the one-time initialization code prior to using MEP_ScaleFactor, include the following:

Example A-3. Initializing With a Scale Factor Value

```
// MEP_ScaleFactor initialized using function SFO () while (SFO() == 0) {} // MEP_ScaleFactor calculated by MEP Cal Module
```

Step 4. Application Code

While the application is running, fluctuations in both device temperature and supply voltage may be expected. To be sure that optimal Scale Factors are used for each ePWM module, the SFO function should be re-run periodically as part of a slower back-ground loop. Some examples of this are shown here.

Note: See the HRPWM_SFO example in the device-specific C/C++ header files and peripheral examples available from the TI website.

Example A-4. SFO Function Calls

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|-----------------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Clocks and Timers | www.ti.com/clocks | Digital Control | www.ti.com/digitalcontrol |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| RFID | www.ti-rfid.com | Telephony | www.ti.com/telephony |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated