

SN050-A DP/FF/PA BORAD

Page1 - Cover Page

Page2 - Hotswap

Page3 - POWER

Page4 - FPGA1

Page5 - FPGA2

Page6 - ARM

Page7 - FF_CONTROLLER

Page8 - FF_MAU1

Page9 - FF_MAU2

Page10- RESET

Page11 - DP+HUBS

Page12 - STATION

Page13 - CONNECTOR

DRAWN:

CHECKED

QUALITY CONTROL:

RELEASED:

SHEET:




TITLE:





PAGE TITLE:

1 OF 11





LED




INDEX




















U2 (EPCS4SI8N)











DRAWN:

CHECKED

QUALITY CONTROL:

RELEASED:

SHEET: X OF X

XXXXX-X