TMS320C674x/OMAP-L1x Processor Serial Peripheral Interface (SPI)

User's Guide



Literature Number: SPRUFM4H August 2010



Prefa	ace		. 7
1	Introduo	ction	. 9
	1.1	Purpose of the Peripheral	. 9
	1.2	Features	. 9
	1.3	Functional Block Diagram	10
	1.4	Industry Standard(s) Compliance Statement	10
2	Archite	cture	11
	2.1	Clock	11
	2.2	Signal Descriptions	11
	2.3	Operation Modes	11
	2.4	Programmable Registers	12
	2.5	Master Mode Settings	13
	2.6	Slave Mode Settings	15
	2.7	SPI Operation: 3-Pin Mode	16
	2.8	SPI Operation: 4-Pin with Chip Select Mode	17
	2.9	SPI Operation: 4-Pin with Enable Mode	18
	2.10	SPI Operation: 5-Pin Mode	19
	2.11	Data Formats	21
	2.12	Interrupt Support	24
	2.13	DMA Events Support	25
	2.14	Robustness Features	25
	2.15	Reset Considerations	27
	2.16	Power Management	27
	2.17	General-Purpose I/O Pin	28
	2.18	Emulation Considerations	28
	2.19	Initialization	28
3	Registe	rs	29
	3.1	SPI Global Control Register 0 (SPIGCR0)	29
	3.2	SPI Global Control Register 1 (SPIGCR1)	30
	3.3	SPI Interrupt Register (SPIINT0)	32
	3.4	SPI Interrupt Level Register (SPILVL)	34
	3.5	SPI Flag Register (SPIFLG)	
	3.6	SPI Pin Control Register 0 (SPIPC0)	37
	3.7	SPI Pin Control Register 1 (SPIPC1)	38
	3.8	SPI Pin Control Register 2 (SPIPC2)	
	3.9	SPI Pin Control Register 3 (SPIPC3)	40
	3.10	SPI Pin Control Register 4 (SPIPC4)	
	3.11	SPI Pin Control Register 5 (SPIPC5)	
	3.12	SPI Transmit Data Register 0 (SPIDAT0)	
	3.13	SPI Transmit Data Register 1 (SPIDAT1)	
	3.14	SPI Receive Buffer Register (SPIBUF)	
	3.15	SPI Emulation Register (SPIEMU)	
	3.16	SPI Delay Register (SPIDELAY)	48



3.17	SPI Default Chip Select Register (SPIDEF)	51
3.18	SPI Data Format Registers (SPIFMTn)	52
3.19	SPI Interrupt Vector Register 1 (INTVEC1)	54
Appendix A	Timing Diagrams	55
A.1	SPI 3-Pin Mode	55
A.2	SPI 4-Pin with SPIx_SCS[n] Mode	56
A.3	SPI 4-Pin with SPIx_ENA Mode	56
A.4	SPI 5-Pin Mode	58
Appendix B	Revision History	61



List of Figures

1	SPI Block Diagram	10
2	SPI 3-Pin Option	16
3	SPI 4-Pin Option with SPIx_SCS[n]	17
4	SPI 4-Pin Option with SPIx_ENA	19
5	SPI 5-Pin Option with SPIx_ENA and SPIx_SCS[n]	20
6	Format for Transmitting 12-Bit Word	21
7	Format for 10-Bit Received Word	21
8	Clock Mode with POLARITY = 0 and PHASE = 0	22
9	Clock Mode with POLARITY = 0 and PHASE = 1	23
10	Clock Mode with POLARITY = 1 and PHASE = 0	23
11	Clock Mode with POLARITY = 1 and PHASE = 1	23
12	Five Bits per Character (5-Pin Option)	24
13	SPI Global Control Register 0 (SPIGCR0)	29
14	SPI Global Control Register 1 (SPIGCR1)	30
15	SPI Interrupt Register (SPIINT0)	32
16	SPI Interrupt Level Register (SPILVL)	34
17	SPI Flag Register (SPIFLG)	35
18	SPI Pin Control Register 0 (SPIPC0)	37
19	SPI Pin Control Register 1 (SPIPC1)	38
20	SPI Pin Control Register 2 (SPIPC2)	39
21	SPI Pin Control Register 3 (SPIPC3)	40
22	SPI Pin Control Register 4 (SPIPC4)	41
23	SPI Pin Control Register 5 (SPIPC5)	42
24	SPI Data Register 0 (SPIDAT0)	43
25	SPI Data Register 1 (SPIDAT1)	44
26	SPI Buffer Register (SPIBUF)	45
27	SPI Emulation Register (SPIEMU)	47
28	SPI Delay Register (SPIDELAY)	48
29	Example: t _{C2TDELAY} = 8 SPI Module Clock Cycles	49
30	Example: t _{T2CDELAY} = 4 SPI Module Clock Cycles	50
31	Transmit-Data-Finished-to-SPIx_ENA-Inactive-Timeout	50
32	Chip-Select-Active-to-SPIx_ENA-Signal-Active-Timeout	50
33	SPI Default Chip Select Register (SPIDEF)	51
34	SPI Data Format Register (SPIFMTn)	52
35	SPI Interrupt Vector Register 1 (INTVEC1)	54
36	SPI 3-Pin Master Mode with WDELAY	55
37	SPI 4-Pin with SPIx_SCS[n] Mode with T2CDELAY, WDELAY, and C2TDELAY	56
38	SPI 4-Pin with SPIx_ENA Mode Demonstrating T2EDELAY and WDELAY	57
39	SPI 5-Pin Mode Demonstrating T2CDELAY, T2EDELAY, and WDELAY	59
40	SPI 5-Pin Mode Demonstrating C2TDELAY and C2EDELAY	<mark>60</mark>



List of Tables

1	SPI Pins	
2	SPI Registers	12
3	SPI Register Settings Defining Master Modes	13
4	Allowed SPI Register Settings in Master Modes	13
5	SPI Register Settings Defining Slave Modes	15
6	Allowed SPI Register Settings in Slave Modes	15
7	Clocking Modes	22
8	SPI Registers	29
9	SPI Global Control Register 0 (SPIGCR0) Field Descriptions	29
10	SPI Global Control Register 1 (SPIGCR1) Field Descriptions	30
11	SPI Interrupt Register (SPIINT0) Field Descriptions	32
12	SPI Interrupt Level Register (SPILVL) Field Descriptions	34
13	SPI Flag Register (SPIFLG) Field Descriptions	35
14	SPI Pin Control Register 0 (SPIPC0) Field Descriptions	37
15	SPI Pin Control Register 1 (SPIPC1) Field Descriptions	38
16	SPI Pin Control Register 2 (SPIPC2) Field Descriptions	39
17	SPI Pin Control Register 3 (SPIPC3) Field Descriptions	40
18	SPI Pin Control Register 4 (SPIPC4) Field Descriptions	41
19	SPI Pin Control Register 5 (SPIPC5) Field Descriptions	42
20	SPI Data Register 0 (SPIDAT0) Field Descriptions	43
21	SPI Data Register 1 (SPIDAT1) Field Descriptions	44
22	SPI Buffer Register (SPIBUF) Field Descriptions	45
23	SPI Emulation Register (SPIEMU) Field Descriptions	47
24	SPI Delay Register (SPIDELAY) Field Descriptions	48
25	SPI Default Chip Select Register (SPIDEF) Field Descriptions	51
26	SPI Data Format Register (SPIFMTn) Field Descriptions	52
27	SPI Interrupt Vector Register 1 (INTVEC1) Field Descriptions	54
28	Document Revision History	61



About This Manual

This document describes the serial peripheral interface (SPI). The SPI is in effect a programmable-length shift register used for high speed communication between external peripherals or other devices.

Notational Conventions

This document uses the following conventions.

- Hexadecimal numbers are shown with the suffix h. For example, the following number is 40 hexadecimal (decimal 64): 40h.
- Registers in this document are shown in figures and described in tables.
 - Each register figure shows a rectangle divided into fields that represent the fields of the register.
 Each field is labeled with its bit name, its beginning and ending bit numbers above, and its read/write properties below. A legend explains the notation used for the properties.
 - Reserved bits in a register figure designate a bit that is used for future device expansion.

Related Documentation From Texas Instruments

The following documents describe the TMS320C674x Digital Signal Processors (DSPs) and OMAP-L1x Applications Processors. Copies of these documents are available on the Internet at <u>www.ti.com</u>. *Tip:* Enter the literature number in the search box provided at www.ti.com.

The current documentation that describes the DSP, related peripherals, and other technical collateral, is available in the C6000 DSP product folder at: <u>www.ti.com/c6000</u>.

- SPRUGM5 TMS320C6742 DSP System Reference Guide. Describes the C6742 DSP subsystem, system memory, device clocking, phase-locked loop controller (PLLC), power and sleep controller (PSC), power management, and system configuration module.
- <u>SPRUGJ0</u> TMS320C6743 DSP System Reference Guide. Describes the System-on-Chip (SoC) including the C6743 DSP subsystem, system memory, device clocking, phase-locked loop controller (PLLC), power and sleep controller (PSC), power management, and system configuration module.
- SPRUFK4 TMS320C6745/C6747 DSP System Reference Guide. Describes the System-on-Chip (SoC) including the C6745/C6747 DSP subsystem, system memory, device clocking, phase-locked loop controller (PLLC), power and sleep controller (PSC), power management, and system configuration module.
- SPRUGM6 TMS320C6746 DSP System Reference Guide. Describes the C6746 DSP subsystem, system memory, device clocking, phase-locked loop controller (PLLC), power and sleep controller (PSC), power management, and system configuration module.
- SPRUGJ7 TMS320C6748 DSP System Reference Guide. Describes the C6748 DSP subsystem, system memory, device clocking, phase-locked loop controller (PLLC), power and sleep controller (PSC), power management, and system configuration module.
- SPRUG84 OMAP-L137 Applications Processor System Reference Guide. Describes the System-on-Chip (SoC) including the ARM subsystem, DSP subsystem, system memory, device clocking, phase-locked loop controller (PLLC), power and sleep controller (PSC), power management, ARM interrupt controller (AINTC), and system configuration module.

7

- SPRUGM7 OMAP-L138 Applications Processor System Reference Guide. Describes the System-on-Chip (SoC) including the ARM subsystem, DSP subsystem, system memory, device clocking, phase-locked loop controller (PLLC), power and sleep controller (PSC), power management, ARM interrupt controller (AINTC), and system configuration module.
- <u>SPRUFK9</u> *TMS320C674x/OMAP-L1x Processor Peripherals Overview Reference Guide.* Provides an overview and briefly describes the peripherals available on the TMS320C674x Digital Signal Processors (DSPs) and OMAP-L1x Applications Processors.
- <u>SPRUFK5</u> TMS320C674x DSP Megamodule Reference Guide. Describes the TMS320C674x digital signal processor (DSP) megamodule. Included is a discussion on the internal direct memory access (IDMA) controller, the interrupt controller, the power-down controller, memory protection, bandwidth management, and the memory and cache.
- <u>SPRUFE8</u> *TMS320C674x DSP CPU and Instruction Set Reference Guide.* Describes the CPU architecture, pipeline, instruction set, and interrupts for the TMS320C674x digital signal processors (DSPs). The C674x DSP is an enhancement of the C64x+ and C67x+ DSPs with added functionality and an expanded instruction set.
- SPRUG82 TMS320C674x DSP Cache User's Guide. Explains the fundamentals of memory caches and describes how the two-level cache-based internal memory architecture in the TMS320C674x digital signal processor (DSP) can be efficiently used in DSP applications. Shows how to maintain coherence with external memory, how to use DMA to reduce memory latencies, and how to optimize your code to improve cache efficiency. The internal memory architecture in the C674x DSP is organized in a two-level hierarchy consisting of a dedicated program cache (L1P) and a dedicated data cache (L1D) on the first level. Accesses by the CPU to the these first level caches can complete without CPU pipeline stalls. If the data requested by the CPU is not contained in cache, it is fetched from the next lower memory level, L2 or external memory.



Serial Peripheral Interface (SPI)

1 Introduction

This document describes the serial peripheral interface (SPI) module. See your device-specific data manual to determine how many SPIs are available on your device.

1.1 Purpose of the Peripheral

The SPI is a high-speed synchronous serial input/output port that allows a serial bit stream of programmed length (2 to 16 bits) to be shifted into and out of the device at a programmed bit-transfer rate. The SPI is normally used for communication between the device and external peripherals. Typical applications include interface to external I/O or peripheral expansion via devices such as shift registers, display drivers, SPI EPROMS and analog-to-digital converters.

1.2 Features

The SPI has the following features:

- 16-bit shift register
- 16-bit Receive buffer register (SPIBUF) and 16-bit Receive buffer emulation 'alias' register (SPIEMU)
- 16-bit Transmit data register (SPIDAT0) and 16-bit Transmit data and format selection register (SPIDAT1)
- 8-bit baud clock generator
- Serial clock (SPIx_CLK) I/O pin
- Slave in, master out (SPIx_SIMO) I/O pin
- Slave out, master in (SPIx_SOMI) I/O pin
- SPI enable (SPIx_ENA) I/O pin (4-pin or 5-pin mode only)
- Multiple slave chip select (SPIx_SCS[n]) I/O pins (4-pin or 5-pin mode only)
- Programmable SPI clock frequency range
- Programmable character length (2 to 16 bits)
- Programmable clock phase (delay or no delay)
- Programmable clock polarity (high or low)
- Interrupt capability
- DMA support (read/write synchronization events)

The SPI allows software to program the following options:


- SPI pins as functional or digital I/O pins
- SPI Master or Slave mode
- SPIx_CLK frequency (SPI module clock/3 through SPI module clock/256)
- 3-pin, 4-pin, and 5-pin options
- Character length (2 to 16 bits) and shift direction (MSB/LSB first)
- Clock phase (delay or no delay) and polarity (high or low)
- Delay between transmissions in master mode.
- Chip select setup and hold times in master mode
- Chip select hold in master mode

9

Introduction

1.3 Functional Block Diagram

The Figure 1 shows the SPI block diagram.



NOTE: The value *x* indicates the applicable SPI; that is, SPI0, SPI1, etc. See your device-specific data manual to determine how many SPIs are available on your device. The value *n* indicates the SPI pins available. See your device-specific data manual to determine how many SPI pins are available on your device.

- A Indicates the log controlled by SPI register bits.
- B Solid line represents data flow for SPI master mode. Dashed line represents data flow for SPI slave mode.

1.4 Industry Standard(s) Compliance Statement

The programmable configuration capability of the SPI allows it to gluelessly interface to a variety of SPI format devices. The SPI does not conform to a specific industry standard.



2 Architecture

This section describes the SPI operation modes. It gives an overview of SPI operation and then provides details on the 3-pin, 4-pin, and 5-pin options, as well as more specific details on the supported data formats.

2.1 Clock

The SPI clock (SPIx_CLK) is derived from the SPI module clock. The maximum clock bit rate supported is SPI module clock/3, as determined by the PRESCALE field in the SPI data format register n (SPIFMTn). The SPIx_CLK frequency is calculated as:

SPIx_CLK frequency = [SPI module clock] / [SPIFMT*n*.PRESCALE + 1]

2.2 Signal Descriptions

Table 1 shows the SPI pins used to interface to external devices.

Pin ⁽¹⁾	Туре	Function
SPIx_SIMO	Input/Output	Serial data input in slave mode, serial data output in master mode
SPIx_SOMI	Input/Output	Serial data output in slave mode, serial data input in master mode
SPIx_CLK	Input/Output	Serial clock input in slave mode, serial clock output in master mode
SPIx_SCS[n] (2)	Input/Output	Slave chip select output in master mode, input in slave mode
SPIx_ENA	Input/Output	Input in master mode, output in slave mode indicates slave is ready

Table 1. SPI Pins

⁽¹⁾ The value *x* indicates the applicable SPI; that is, SPI0, SPI1, etc. See your device-specific data manual to determine how many SPIs are available on your device.

⁽²⁾ The value *n* indicates the SPI pins available; that is, SPIx_SCS[0], SPIx_SCS[1], etc. See your device-specific data manual to determine how many SPI pins are available on your device.

2.3 Operation Modes

The SPI operates in master or slave mode. The SPI bus master is the device that drives the SPIx_CLK, SPIx_SIMO, and optionally the SPIx_SCS[n] signals, and therefore initiates SPI bus transfers. The CLKMOD and MASTER bits in the SPI global control register 1 (SPIGCR1) select between master and slave mode. In both master and slave mode, the SPI supports four options:

- 3-pin option
- 4-pin with chip select option
- 4-pin with enable option
- 5-pin with enable and chip select option

The 3-pin option is the basic clock, data in, and data out SPI interface and uses the SPIx_CLK, SPIx_SIMO, and SPIx_SOMI pins. The 4-pin with chip select option adds the SPIx_SCS[n] pin that is used to support multiple SPI slave devices on a single SPI bus. The 4-pin with enable option adds the SPIx_ENA pin that is used to increase the overall throughput by adding hardware handshaking. The 5-pin option uses all the SPI pins and is a superset of the different options.



2.4 Programmable Registers

A general representation of the SPI programmable registers is shown in Table 2. For details on registers, see Section 3.

Offset Address ⁽¹⁾	Acronym	Name	Description	Section
0h	SPIGCR0	Global control register 0	Contains the software reset bit for the module	Section 3.1
4h	SPIGCR1	Global control register 1	Controls basic configurations of the module	Section 3.2
8h	SPIINT0	Interrupt register	Enable bits for interrupts, error, DMA and other functionality.	Section 3.3
Ch	SPILVL	Level register	SPI interrupt levels are set in this register.	Section 3.4
10h	SPIFLG	Flag register	Shows the status of several events during the operation.	Section 3.5
14h	SPIPC0	Pin control register 0	Determines if pins operate as general I/O or SPI functional pin	Section 3.6
18h	SPIPC1	Pin control register 1	Controls the direction of data on the I/O pins	Section 3.7
1Ch	SPIPC2	Pin control register 2	Reflects the values on the I/O pins	Section 3.8
20h	SPIPC3	Pin control register 3	Controls the values sent to the I/O pins	Section 3.9
24h	SPIPC4	Pin control register 4	Sets data values in the SPIPC3 register	Section 3.10
28h	SPIPC5	Pin control register 5	Clears values in the SPIPC3 register	Section 3.11
38h	SPIDAT0	Transmit data register 0	Transmit data register	Section 3.12
3Ch	SPIDAT1	Transmit data register 1	Transmit data with format selection register	Section 3.13
40h	SPIBUF	Receive buffer register	Holds received word	Section 3.14
44h	SPIEMU	Receive buffer emulation register	Mirror of SPIBUF. Read does not clear flags	Section 3.15
48h	SPIDELAY	Delay register	Sets SPIx_SCS[n] mode, SPIx_SCS[n] pre-/post-transfer delay time and SPIx_ENA time-out	Section 3.16
4Ch	SPIDEF	Chip select default register	In <u>SPIx_SCS[n]</u> decoded mode only: sets high low/active <u>SPIx_SCS[n]</u> signal	Section 3.17
50h	SPIFMT0	Format 0 register	Configuration of data word format 0	Section 3.18
54h	SPIFMT1	Format 1 register	Configuration of data word format 1	Section 3.18
58h	SPIFMT2	Format 2 register	Configuration of data word format 2	Section 3.18
5Ch	SPIFMT3	Format 3 register	Configuration of data word format 3	Section 3.18
64h	INTVEC1	Interrupt vector register 1	Interrupt vector for line INT1	Section 3.19

Table 2. SPI Registers

⁽¹⁾ The actual address of these registers is device specific and CPU specific. See your device-specific data manual to verify the SPI register addresses.

2.5 Master Mode Settings

The four master mode options are defined by the configuration bit settings listed in Table 3. Other configuration bits may take any value in the range listed in Table 4. The values listed in Table 3 and Table 4 should not be changed while the ENABLE bit in the SPI global control register 1 (SPIGCR1) is set to 1. Note that in certain cases the allowed values may still be ignored. For example, Table 4 indicates that SPIDELAY may take a range of values in Master 3-pin mode; however, SPIDELAY has no effect in Master 3-pin mode. For complete details on each mode, see the following sections that explain the SPI operation for each of the master modes.

Register	Bit(s)	Master 3-pin	Master 4-pin Chip Select	Master 4-pin Enable	Master 5-pin
SPIGCR0	RESET	1	1	1	1
SPIGCR1	ENABLE	1	1	1	1
SPIGCR1	LOOPBACK	0	0	0	0
SPIGCR1	CLKMOD	1	1	1	1
SPIGCR1	MASTER	1	1	1	1
SPIPC0	SOMIFUN	1	1	1	1
SPIPC0	SIMOFUN	1	1	1	1
SPIPC0	CLKFUN	1	1	1	1
SPIPC0	ENAFUN	0	0 1		1
SPIPC0	SCS0FUN	0	1	0	1

Table 3. SPI Register Settings Defining Master Modes

Table 4. Allowed SPI Register Settings in Master Modes

Register	Bit(s)	Master 3-pin	Master 4-pin Chip Select	Master 4-pin Enable	Master 5-pin
SPIINT0	ENABLEHIGHZ	0,1	0,1	0,1	0,1
SPIFMT <i>n</i>	WDELAY	0 to 3Fh	0 to 3Fh	0 to 3Fh	0 to 3Fh
SPIFMT <i>n</i>	PARPOL	0,1	0,1	0,1	0,1
SPIFMT <i>n</i>	PARENA	0,1	0,1	0,1	0,1
SPIFMT <i>n</i>	WAITENA	0	0	1	1
SPIFMT <i>n</i>	SHIFTDIR	0,1	0,1	0,1	0,1
SPIFMT <i>n</i>	DISCSTIMERS	0,1	0,1	0,1	0,1
SPIFMT <i>n</i>	POLARITY	0,1	0,1	0,1	0,1
SPIFMT <i>n</i>	PHASE	0,1	0,1	0,1	0,1
SPIFMT <i>n</i>	PRESCALE	2 to FFh	2 to FFh	2 to FFh	2 to FFh
SPIFMT <i>n</i>	CHARLEN	2 to 10h	2 to 10h	2 to 10h	2 to 10h
SPIDELAY	C2TDELAY	0 to FFh	0 to FFh	0 to FFh	0 to FFh
SPIDELAY	T2CDELAY	0 to FFh	0 to FFh	0 to FFh	0 to FFh
SPIDELAY	T2EDELAY	0 to FFh	0 to FFh	0 to FFh	0 to FFh
SPIDELAY	C2EDELAY	0 to FFh	0 to FFh	0 to FFh	0 to FFh

2.5.1 Master Mode Timing Options

The SPI in master mode supports several options to modify the timing of its generation of the chip select signal (SPIx_SCS[n]). This allows the SPI to support the timing requirements of various slave devices without adding additional overhead to the CPU by generating the appropriate delays automatically.

Architecture



Architecture

2.5.1.1 Chip Select Setup Time

The master can be configured to provide a (slow) slave device a certain chip select setup time to the first edge on SPIx_CLK. This delay is controlled by the C2TDELAY field in the SPI delay register (SPIDELAY) and can be configured between 3 and 257 SPI module clock cycles. The C2TDELAY is applicable only in 4-pin with chip select and 5-pin SPI master modes. The C2TDELAY begins when the SPI master asserts SPIx_SCS[n]. The C2T delay period is specified by:

Maximum duration of C2TDELAY period = SPIDELAY.C2TDELAY + 2 (SPI module clock cycles)

Note that if SPIDELAY.C2TDELAY = 0, then the C2TDELAY period = 0.

The previous value of the CSHOLD bit in the SPI transmit data register (SPIDAT1) must be cleared to 0 for the C2T delay to be enabled.

NOTE: If the SPIDAT1.CSHOLD bit is set within the control field, the current hold time and the following setup time will not be applied in between transaction.

2.5.1.2 Chip Select Hold Time

The master can be configured to provide a (slow) slave device a certain chip select hold time after the last edge on SPIx_CLK. This delay is controlled by the T2CDELAY bit in the SPI delay register (SPIDELAY) and can be configured between 2 and 256 SPI module clock cycles. The T2CDELAY is applicable only in 4-pin with chip select and 5-pin SPI master modes. The T2CDELAY begins after the data shifting period ends. The T2C delay period is specified by:

Maximum duration of T2CDELAY period = SPIDELAY.T2CDELAY + 1 (SPI module clock cycle)

Note that if SPIDELAY.T2CDELAY = 0, then the T2CDELAY period = 0. If the PHASE bit in the SPI data format register n (SPIFMTn) is 0, then the T2CDELAY period lasts for an additional 1/2 SPIx_CLK time over that specified by the above equation.

The current value of the CSHOLD bit in the SPI transmit data register (SPIDAT1) must be cleared to 0 for T2C delay to be enabled.

NOTE: If the SPIDAT1.CSHOLD bit is set within the control field, the current hold time and the following setup time will not be applied in between transaction.

2.5.1.3 Automatic Delay Between Transfers

The SPI master can automatically insert a delay of between 2 and 65 SPI module clock cycles between transmissions. This delay is controlled by the WDELAY field in the SPI data format register *n* (SPIFMT*n*) and is enabled by setting the WDEL bit in the SPI transmit data register (SPIDAT1) to 1. The WDELAY period begins when the T2EDELAY period terminates (if T2E delay period is enabled) or when the T2CDELAY period terminates (if T2E delay period was disabled and T2C delay period was enabled) or when the master deasserts SPIx_SCS[n] (if T2E and T2C delay periods are disabled). If a transfer is initiated by writing a 32-bit value to SPIDAT1, then the new values of SPIDAT1.WDEL and SPIFMT*n*.WDELAY are used; otherwise, the old values of SPIDAT1.WDEL and SPIFMT*n*.WDELAY are used. The WDELAY delay period is specified by:

Maximum duration of WDELAY period = SPIFMTn.WDELAY + 2 (SPI module clock cycles)

2.5.1.4 Chip Select Hold Option

There are slave devices available that require the chip select signal to be held continuously active during several consecutive data word transfers. Other slave devices require the chip select signal to be deactivated between consecutive data word transfers. The SPI can support both types of slave devices. The CSHOLD bit in the SPI transmit data register (SPIDAT1) selects between the two options.

If the chip select hold option is enabled, the chip select will not toggle between two consecutive accesses; therefore, the SPIDELAY.T2CDELAY of the first transfer and the SPIDELAY.C2TDELAY of the second transfer will not be applied. However, the wait delay could still be applied between the two transactions, if the WDEL bit in SPIDAT1 is set to 1.

The current and previous values of the CSHOLD bit are retained. Though the current value of the CSHOLD bit is initialized to 0 when the RESET bit in the SPI global control register 0 (SPIGCR0) is cleared to 0, the previous value of the CSHOLD bit is not initialized. The previous value of the CSHOLD bit must be explicitly initialized by writing twice to the CSHOLD bit.

2.6 Slave Mode Settings

The four slave mode options are defined by the configuration bit settings listed in Table 5. Other configuration bits may take any value in the range listed in Table 6. The values listed in Table 5 and Table 6 should not be changed while the ENABLE bit in the SPI global control register 1 (SPIGCR1) is set to 1. Note that in certain cases the allowed values may still be ignored. For complete details on each mode, see the following sections that explain the SPI operation for each of the slave modes.

Register	Bit(s)	Slave 3-pin	Slave 4-pin Chip Select	Slave 4-pin Enable	Slave 5-pin		
SPIGCR0	RESET	1	1	1	1		
SPIGCR1	ENABLE	1	1	1	1		
SPIGCR1	SPIGCR1 LOOPBACK		0	0	0		
SPIGCR1	SPIGCR1 CLKMOD		GCR1 CLKMOD		0	0	0
SPIGCR1	MASTER	0	0	0	0		
SPIPC0	SOMIFUN	1	1	1	1		
SPIPC0	SIMOFUN	1	1	1	1		
SPIPC0	CLKFUN	1	1	1	1		
SPIPC0	PIPCO ENAFUN 0		0	1	1		
SPIPC0 SCS0FUN		0	1	0	1		

Table 5. SPI Register Settings Defining Slave Modes

Table 6. A	llowed SPI	Register	Settings	in	Slave Modes
------------	------------	----------	----------	----	-------------

Register	Bit(s)	Slave 3-pin	Slave 4-pin Chip Select	Slave 4-pin Enable	Slave 5-pin
SPIINT0	ENABLEHIGHZ	0,1	0,1	0,1	0,1
SPIFMT <i>n</i> ⁽¹⁾	WDELAY	0 to 3Fh	0 to 3Fh	0 to 3Fh	0 to 3Fh
SPIFMT <i>n</i> ⁽¹⁾	PARPOL	0,1	0,1	0,1	0,1
SPIFMT <i>n</i> ⁽¹⁾	PARENA	0,1	0,1	0,1	0,1
SPIFMT <i>n</i> ⁽¹⁾	WAITENA	0,1	0,1	0,1	0,1
SPIFMT <i>n</i> ⁽¹⁾	SHIFTDIR	0,1	0,1	0,1	0,1
SPIFMT <i>n</i> ⁽¹⁾	DISCSTIMERS	0,1	0,1	0,1	0,1
SPIFMT <i>n</i> ⁽¹⁾	POLARITY	0,1	0,1	0,1	0,1
SPIFMT <i>n</i> ⁽¹⁾	PHASE	0,1	0,1	0,1	0,1
SPIFMT <i>n</i> ⁽¹⁾	PRESCALE	2 to FFh	2 to FFh	2 to FFh	2 to FFh
SPIFMT <i>n</i> ⁽¹⁾	CHARLEN	2 to 10h	2 to 10h	2 to 10h	2 to 10h
SPIDELAY	C2TDELAY	0 to FFh	0 to FFh	0 to FFh	0 to FFh
SPIDELAY	T2CDELAY	0 to FFh	0 to FFh	0 to FFh	0 to FFh
SPIDELAY	T2EDELAY	0 to FFh	0 to FFh	0 to FFh	0 to FFh
SPIDELAY	C2EDELAY	0 to FFh	0 to FFh	0 to FFh	0 to FFh

⁽¹⁾ In slave mode, only SPIFMT0 is used. When SPIDAT1 is written, the DFSEL field in SPIDAT1 is cleared to 0 to select SPIFMT0.

2.7 SPI Operation: 3-Pin Mode

NOTE: If only unidirectional communication is required, the SPIx_CLK pin and the two data pins (SPIx_SOMI and SPIx_SIMO) must all be configured as functional pins. A 2-pin unidirectional mode is not supported.


The SPI 3-pin mode uses only the clock (SPIx_CLK) and data (SPIx_SOMI and SPIx_SIMO) pins for bidirectional communication between master and slave devices. Figure 2 shows the basic 3-pin SPI option.

To select the 3-pin SPI option, the SPIx_CLK, SPIx_SOMI, and SPIx_SIMO pins should be configured as functional pins by configuring the SPI pin control register 0 (SPIPC0). The SPIx_SCS[n] and SPIx_ENA pins can be used as general-purpose I/O pins by configuring the SPIPC1 through SPIPC5 registers.

The SPI operates in either master or slave mode. The CLKMOD and MASTER bits in the SPI global control register 1 (SPIGCR1) select between master and slave mode; both must be programmed to 1 to configure the SPI for master mode or to 0 to configure the SPI for slave mode. The SPI bus master is the device that drives the SPIx_CLK signal and initiates SPI bus transfers. In SPI master mode, the SPIx_SOMI pin output buffer is in a high-impedance state and the SPIx_CLK and the SPIx_SIMO pin output buffer is enabled. In SPI slave mode, the SPIx_SIMO and SPIx_CLK pin output buffer is in a high-impedance state and the SPIx_CLK pin output buffer is in a high-impedance state and the SPIx_CLK pin output buffer is in a high-impedance state and the SPIx_CLK pin output buffer is in a high-impedance state and the SPIx_CLK pin output buffer is in a high-impedance state and the SPIx_CLK pin output buffer is in a high-impedance state and the SPIx_CLK pin output buffer is in a high-impedance state and the SPIx_CLK pin output buffer is in a high-impedance state and the SPIx_CLK pin output buffer is in a high-impedance state and the SPIx_CLK pin output buffer is in a high-impedance state and the SPIx_SIMO and SPIx_CLK pin output buffer is in a high-impedance state and the SPIx_SOMI pin output buffer is enabled.

In master mode with the 3-pin option, the DSP writes transmit data to the SPI transmit data registers (SPIDAT0[15:0] or SPIDAT1[15:0]). This initiates a transfer. A series of clocks pulses will be driven out on the SPIx_CLK pin to complete the transfer. Each clock pulse on the SPIx_CLK pin causes the simultaneous transfer (in both directions) of one bit by both the master and slave SPI devices. CPU writes to the configuration bits in SPIDAT1 (not writing to SPIDAT1[15:0]) do not result in a new transfer. When the selected number of bits has been transmitted, the received data is transferred to the SPI receive buffer register (SPIBUF) for the CPU to read. Data is stored right-justified in SPIBUF.

In slave mode with 3-pin option, CPU writes to SPIDAT0[15:0] or SPIDAT1[15:0] makes the slave ready to transmit. CPU writes to the configuration bits in SPIDAT1 (not writing to SPIDAT1[15:0]) do not make the slave ready to transmit.





2.8 SPI Operation: 4-Pin with Chip Select Mode

The 4-pin with chip select option is a superset of the 3-pin option and uses the chip select (SPIx_SCS[n]) pin in addition to the clock (SPIx_CLK) and data (SPIx_SOMI and SPIx_SIMO) pins. Figure 3 shows the SPI 4-pin chip select option.


To select the 4-pin with chip select option, the SPIx_CLK, SPIx_SOMI, SPIx_SIMO, and SPIx_SCS[n] pins should be configured as functional pins by configuring the SPI pin control register 0 (SPIPC0). The SPIx_ENA pin can be used as a general-purpose I/O pin by configuring the SPIPC1 through SPIPC5 registers.

In SPI master mode, the SPIx_SOMI pin output buffer is in a high-impedance state and the SPIx_CLK, SPIx_SIMO, and <u>SPIx_SCS[n]</u> pin output buffer is enabled. In SPI slave mode, the SPIx_CLK, SPIx_SIMO, and <u>SPIx_SCS[n]</u> pin output buffer is in a high-impedance state, and the SPIx_SOMI pin output buffer is enabled when SPIx_SCS[n] is asserted and in a high-impedance state when <u>SPIx_SCS[n]</u> is deasserted.

In slave mode with the chip select option enabled, the SPI ignores all transactions on the bus unless SPIx_SCS[n] is asserted by the bus master. It also 3-states its output pin when SPIx_SCS[n] is deasserted by the master to avoid conflicting with the active slave device on the bus.

In master mode, the <u>SPIx_SCS[n]</u> pin functions as an output, and toggles when a specific slave device is selected. However, this is most useful on devices that support multiple <u>SPIx_SCS[n]</u> pins. The SPI only supports a single <u>SPIx_SCS[n]</u> and so the usefulness of this pin in master mode is limited. In practice, general-purpose I/O pins are needed to support multiple slave device chip selects.

However, one reason to use the SPIx_SCS[n] pin as a functional pin for the SPI master is to take advantage of the timing parameters that can be set using the SPI delay register (SPIDELAY). The SPIDELAY allows delays to be added automatically so that the slave timing requirements between clock and chip select may be more easily met. Another reason would be to make use of the error detection built into the SPI.





NOTE: During an SPI transfer, if the slave mode SPI detects a deassertion of its chip select even before its internal character length counter overflows, then it 3-states its SPIx_SOMI pin. Once this condition has occurred, if a SPIx_CLK edge is detected while the chip select is deasserted, the SPI stops the transfer and sets an error flag DLENERR (data length) and generates an interrupt if enabled.

2.9 SPI Operation: 4-Pin with Enable Mode

The 4-pin with enable option is a superset of the 3-pin option and uses the enable (SPIx_ENA) pin in addition to the clock (SPIx_CLK) and data (SPIx_SOMI and SPIx_SIMO) pins. Figure 4 shows the SPI 4-pin enable option.

To select the 4-pin with enable option, the SPIx_CLK, SPIx_SOMI, SPIx_SIMO, and SPIx_ENA pins should be configured as functional pins by configuring the SPI pin control register 0 (SPIPC0). The SPIx_SCS[n] pins can be used as general-purpose I/O pins by configuring the SPIPC1 through SPIPC5 registers.

In SPI master mode, the SPIx_SOMI and SPIx_ENA pin output buffer is in a high-impedance state and the SPIx_CLK and SPIx_SIMO pin output buffer is enabled. In SPI slave mode, the SPIx_CLK and SPIx_SIMO pin output buffer is in a high-impedance state, and the SPIx_SOMI pin output buffer is enabled. In SPI slave mode, the SPIx_ENA pin output buffer enable depends upon the status of the transmit buffer and the configuration of the ENABLEHIGHZ bit in the SPI interrupt register (SPIINT0).

The handshake operation works this way:

- After a transfer completes, both the master and slave SPI modules need to be serviced.
- The slave SPI deasserts SPIx_ENA after the transfer, indicating it requires servicing and is not ready.
- The slave should begin servicing its SPI by first reading receive data from the SPI receive buffer register (SPIBUF).
- Next, the slave device should write transmit data to the SPI transmit data registers (SPIDAT0 or SPIDAT1). This causes the slave SPI to assert SPIx_ENA indicating it is ready for the next transmission.
- In parallel, the master device can service its SPI at any time. It does not need to insert a delay before
 writing to its SPIDAT0 or SPIDAT1 in order to avoid overrunning the slave device. Instead, the master
 SPI module will automatically delay the next transfer until the slave has asserted SPIx_ENA again to
 indicate it is ready for the transmission.

This handshake allows the two SPIs to communicate at the maximum rate possible. Without the handshake pin, the master must insert a delay between each transfer long enough to support the worst case response time of the slave servicing its SPI or risk an overrun condition. With the handshake, the throughput is determined by the average response time of the two devices servicing their SPI ports.

The SPIx_ENA pin can be driven in a push-pull or open-drain mode, depending upon the setting of the ENABLEHIGHZ bit.




Figure 4. SPI 4-Pin Option with SPIx_ENA


2.10 SPI Operation: 5-Pin Mode

The 5-pin mode is a superset of both 4-pin modes. To use the 5-pin mode, both the SPIx_ENA and the SPIx_SCS[n] pins must be configured as functional pins, in addition to the SPIx_CLK, SPIx_SIMO, and SPIx_SOMI pins by configuring the SPI pin control register 0 (SPIPC0). Figure 5 shows the SPI 5-pin option.

In SPI master mode, the SPIx_SOMI and <u>SPIx_ENA</u> pin output buffer is in a high-impedance state and the SPIx_CLK, SPIx_SIMO, and <u>SPIx_SCS[n]</u> pin output buffer is enabled. In SPI slave mode, the SPIx_CLK, SPIx_SIMO, and <u>SPIx_SCS[n]</u> pin output buffer is in a high-impedance state, and the <u>SPIx_SOMI</u> pin output buffer is enabled and disabled asynchronously by the <u>SPIx_SCS[n]</u> input and the <u>SPIx_ENA</u> pin output buffer enable depends upon the status of the transmit buffer and the state of the <u>SPIx_SCS[n]</u> input. In SPI slave mode, the assertion of the <u>SPIx_ENA</u> pin by the slave is delayed until the master asserts <u>SPIx_SCS[n]</u>, thereby, allowing multiple SPI slaves on a single SPI bus, each slave with its own enable pin.

If the SPIx_ENA pin is in high-impedance mode (ENABLEHIGHZ = 1 in the SPI interrupt register (SPIINT0)), the slave SPI will put this signal into the high-impedance state by default. The slave SPI will drive the SPIx_ENA signal low when new data is written to the slave transmit shift register and the slave has been selected by the master (SPIx_SCS[n] is low).

If the <u>SPIx_ENA</u> pin is in push-pull mode (ENABLEHIGHZ = 0), the slave SPI will drive this pin high by default when it is in functional mode. The slave SPI will drive the <u>SPIx_ENA</u> signal low when new data is written to the slave transmit shift register and the slave is selected by the <u>master</u> (<u>SPIx_SCS[n]</u> is low). If the slave is deselected by the master (<u>SPIx_SCS[n]</u> goes high), the slave <u>SPIx_ENA</u> signal is driven high automatically.



NOTE: Push-Pull mode of the SPIx_ENA pin can be used only when there is a single slave in the system. When there are multiple SPI slave devices connected to the common SPIx_ENA pin, all the slaves should configure their SPIx_ENA pins in high-impedance mode.

During an SPI transfer, if slave mode SPI detects a deassertion of its chip select even before its internal character length counter overflows, then it 3-states its SPIx_SOMI and SPIx_ENA (if SPIINT0.ENABLEHIGHZ bit is set to 1) pins. Once this condition has occurred, if a SPIx_CLK edge is detected while the chip select is deasserted, then the SPI stops that transfer and sets an error flag DLENERR (data length) and generates an interrupt if enabled.



2.11 Data Formats

The SPI provides the capability to configure four independent data formats. These formats are configured by programming the corresponding SPI data format registers (SPIFMT*n*). In each data format, the following characteristics of the SPI operation are selected:

- Character length from 2 to 16 bits: The character length is configured by the SPIFMT*n*.CHARLEN field.
- Shift direction (MSB first or LSB first): The shift out direction is configured by the SPIFMT*n*.SHIFTDIR bit.
- Clock polarity: The clock polarity is configured by the SPIFMT*n*.POLARITY bit.
- Clock phase: The clock phase is configured by the SPIFMT*n*.PHASE bit.

The data format is chosen on each transaction. Transmit data is written to the SPI transmit data register 1 (SPIDAT1) and in the same write the data word format select (DFSEL) bit in SPIDAT1 indicates which data format is to be used for the next transaction. Alternatively, the data format can be configured once and applies to all transactions that follow until the data format is changed.

2.11.1 Character Length

The character length is configured by the SPIFMT*n*.CHARLEN bit. Legal values are 2 bits (2h) to 16 bits (10h). The character length is independently configured for each of the four data formats; and it must be programmed in both master mode and slave mode.

Transmit data is written to SPIDAT1. The transmit data must be written right-justified irrespective of the character length. The SPI automatically sends out the data correctly based on the chosen data format.

Figure 6 shows how a 12-bit word (EC9h) needs to be written to the transmit buffer in order to be transmitted correctly.

Figure 6. Format for Transmitting 12-Bit word															
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
х	х	х	х	1	1	1	0	1	1	0	0	1	0	0	1

Figure 6. Format for Transmitting 12-Bit Word

The data received in SPIBUF is right-justified irrespective of the character length and is padded with 0s when character length is less than 16.

Figure 7 shows how a 10-bit word (3A2h) is stored in the buffer once it is received.

					Figu	re 7. Fo	ormat f	or 10-E	Bit Rec	eived V	Vord				
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	1	1	1	0	1	0	0	0	1	0

2.11.2 Shift Direction

The shift out direction is configured as most-significant bit (MSB) first or least significant bit (LSB) first. The shift out direction is selected by the SPIFMT*n*.SHIFTDIR bit. The shift out direction is independently configured for each of the four data formats.

- When SPIFMT*n*.SHIFTDIR is 0, the transmit data is shifted out MSB first.
- When SPIFMT*n*.SHIFTDIR is 1, the transmit data is shifted out LSB first.

2.11.3 **Clock Phase and Polarity**

The SPI provides the flexibility to program four different clock mode combinations that SPIx_CLK may operate, enabling a choice of the clock phase (delay or no delay) and the clock polarity (rising edge or falling edge). When operating with PHASE active, the SPI makes the first bit of data available after SPIDAT1 is written and before the first edge of SPIx_CLK. The data input and output edges depend on the values of both the POLARITY and PHASE bits as shown in Table 7.


POLARITY	PHASE	Action
0	0	Data is output on the rising edge of SPIx_CLK. Input data is latched on the falling edge.
0	1	Data is output one half-cycle before the first rising edge of SPIx_CLK and on subsequent falling edges. Input data is latched on the rising edge of SPIx_CLK.
1	0	Data is output on the falling edge of SPIx_CLK. Input data is latched on the rising edge.
1	1	Data is output one half-cycle before the first falling edge of SPIx_CLK and on subsequent rising edges. Input data is latched on the falling edge of SPIx_CLK.

Table 7. Clocking Modes

Figure 8 to Figure 11 illustrate the four possible signals of SPIx_CLK corresponding to each mode. Having four signal options allows the SPI to interface with different types of serial devices. Also shown are the SPIx_CLK control bit polarity and phase values corresponding to each signal.

Clock polarity = 0, Clock phase = 0





- Data is output on the rising edge of SPIx_CLK
- Input data is latched on the falling edge of SPIx CLK
- A write to the SPIDAT regidter starts SPIx_CLK



Architecture







Figure 10. Clock Mode with POLARITY = 1 and PHASE = 0




Clock polarity = 1, Clock phase = 0



Data is output on the falling edge of SPIx_CLK
Input data is latched on the rising edge of SPIx_CLK
A write to the SPIDAT register starts SPIx_CLK

Figure 11. Clock Mode with POLARITY = 1 and PHASE = 1 Clock polarity = 1, Clock phase = 1



- Input data is latched on the falling edge of SPIx_CLK



Architecture

2.11.4 SPI Data Transfer Example

Figure 12 illustrates an SPI data transfer between two devices using a character length of five bits.




Figure 12. Five Bits per Character (5-Pin Option)

2.12 Interrupt Support

The SPI interrupt system is controlled by three registers:

- The SPI interrupt level register (SPILVL) controls the interrupt level. The interrupt level must be set to select the level one interrupt (INT1).
- The SPI interrupt register (SPIINT) contains bits to selectively enable/disable each interrupt event.
- The SPI flag register (SPIFLG) contains flags indicating the interrupt conditions that have occurred.

To identify the interrupt source in the SPI peripheral, the CPU reads the SPI flag status register (SPIFLG) or the INTVECT1 code in the SPI interrupt vector register 1 (INTVEC1).

Check your device-specific data manual for details on the exact CPU interrupt numbers assigned to the SPI interrupts.



2.13 DMA Events Support

If handling the SPI message traffic on a character-by-character basis requires too much CPU overhead, then the CPU can configure the system DMA to handle the SPI data transfer.

The SPI module has two DMA synchronization event outputs for receive (REVT) and transmit (XEVT), allowing DMA transfers to be triggered by SPI read receive and write transmit events. The SPI module enables DMA requests by enabling the DMA request enable (DMAREQEN) bit in the SPI interrupt register (SPIINT0).

When a character is to be transmitted the SPI module signals the DMA via the XEVT signal. The DMA controller then transfers the data from the source buffer into the SPI transmit data register (SPIDAT1). When a character is received, the SPI module signals the DMA via the REVT signal. The DMA controller then reads the data from the SPI receive buffer register (SPIBUF) and transfers it to a destination buffer for ready access.

In most cases, if the DMA is being used to service received data from the SPI, the receive interrupt enable (RXINTEN) bit in SPIINT0 should be cleared to 0. This prevents the CPU from responding to the received data in addition to the DMA. For specific SPI synchronization event number assignments and detailed DMA features, see your device-specific data manual.

2.14 Robustness Features

The SPI module includes many features to make the SPI communication link robust. A internal loopback test mode can be used to facilitate a power on self test routine. Additionally, the SPI master continually monitors the bus for faults on its data line. The handshaking between master and slave can be monitored as well, and appropriate actions can be taken (interrupt, timeout) when the handshake breaks down. The following sections describe these robustness features in more detail.

2.14.1 SPI Internal Loopback Test Mode (Master Only)

CAUTION

The internal loop-back self-test mode should not be entered during a normal data transaction or unpredictable operation may occur.

To select the loopback mode, the SPIx_CLK, SPIx_SOMI, SPIx_SIMO pins should be configured as functional pins by configuring the SPI pin control register 0 (SPIPC0) and by setting the LOOPBACK bit in the SPI global control register 1 (SPIGCR1). The SPIx_ENA and SPIx_SCS[n] pins can be used as general-purpose I/O pins by configuring the SPIPC1 through SPIPC5 registers. The internal loop-back self-test mode can be utilized to test the SPI transmit path and receive path including the transmit and receive buffers. In this mode, the transmit signal is internally fed back to the receiver and the SPIx_SIMO, SPIx_SOMI, and SPIx_CLK pins are in a high-impedance state. This mode allows the CPU to write into the transmit buffer, and check that the receive buffer contains the correct transmit data. If an error occurs the corresponding error is set within the status field.

2.14.2 SPI Transmission Continuous Self-Test

During a data transfer, the SPI inputs the value from its data output pin on the appropriate SPIx_CLK edge. This value is compared against the expected value and any difference indicates a fault on the SPI bus. If a fault is detected, then the BITERR bit in the SPI receive buffer register (SPIBUF) and the BITERRFLG bit in the SPI flag register (SPIFLG) are set and an error interrupt is generated if enabled. The SPI continuous self-test mode is not available in SPI loopback mode.



2.14.3 SPI Detection of Slave Desynchronization

In the 4-pin with enable and 5-pin modes, the SPI master can monitor the slave SPIx_ENA activity to detect a desynchronization event.

Some conditions that may cause a desynchronization event are:

- Master or slave device being reset during a transmission.
- Asserting a software reset of the SPI module during transmission.
- Having an incorrect SPI pin configuration, causing the SPIx_ENA pin to behave incorrectly.
- Signal integrity problem causing additional clocks to be recognized by the slave.

The master can detect two desynchronization error conditions on the SPIx_ENA pin:

- 1. Slave deasserts SPIx_ENA after a transmission has begun, but before it completes.
- 2. Slave fails to deassert SPIx_ENA within a certain time period after the completion of the last bit of the transmission.

The first error condition is straightforward to detect. To detect the second error condition, the SPI module includes an eight-bit counter with a timeout count that can be configured through the T2EDELAY field in the SPI delay register (SPIDELAY).

When a desynchronization event is detected, the DESYNC bit in the SPI receive buffer register (SPIBUF) and the DESYNCFLG bit in the SPI flag register (SPIFLG) are set and a desynchronization error interrupt is asserted if enabled.

NOTE: Remember that even though the desynchronization is detected by the master device, the problem causing the desynchronization event can be on either the master or the slave device.

The T2EDELAY period begins once the T2CDELAY period terminates or after the data shifting period in case the T2CDELAY is disabled. It defines the maximum time for the slave to deassert the SPIx_ENA signal. If the slave device does not deassert the SPIx_ENA signal before the T2EDELAY timeout value expires, the SPIFLG.DESYNC flag is set and a desynchronization interrupt is asserted if enabled. The T2E delay period does not always complete, sometimes it is skipped or terminated early. The T2E delay period terminates immediately after the SPIx_ENA input is sampled (using the SPI module clock at intervals of SPIFMT*n*.PRESCALE + 2) as deasserted. However, assuming the T2E period completes its duration is specified by:

Maximum duration of T2EDELAY period = SPIDELAY.T2EDELAY + SPIFMTn.PRESCALE + 2 (SPI module clock cycles)

The T2EDELAY period is enabled only when the SPIx_ENA is asserted at the beginning of the T2E delay period, the SPIDELAY.T2EDELAY field has a non-zero value, and SPIFMT*n*.WAITENA bit is set to 1.

2.14.4 SPIx_ENA Signal Time-Out

In 5-pin mode, in addition to the slave desynchronization detection, the master can also detect whether the slave fails to respond to the <u>SPIx_SCS[n]</u> signal by asserting <u>SPIx_ENA</u> in a timely manner.

This condition could be the result of a serious error, or it could simply be the result of the slave device taking too long to service its SPI.

To detect this condition, the C2EDELAY field in the SPI delay register (SPIDELAY) is used. The C2EDELAY period begins once the C2TDELAY period terminates or when the master asserts SPIx_SCS[n] (if C2TDELAY is disabled). It defines the maximum time for the addressed slave to respond by activating the SPIx_ENA signal. If the slave does not respond with the SPIx_ENA signal before the timeout value expires, then the TIMEOUT bit in the SPI receive buffer register (SPIBUF) and the TIMEOUTFLG bit in the SPI flag register (SPIFLG) are set, an interrupt is asserted if enabled, and the current transfer is terminated. The C2E delay period does not always complete, sometimes it is skipped or terminated early. The C2E delay period terminates immediately after the SPIx_ENA input is sampled (using the SPI module clock at intervals of SPIFMT*n*.PRESCALE + 2) as asserted. However, assuming the C2E period completes its duration is specified by:



Maximum duration of C2EDELAY period = SPIDELAY.C2EDELAY + SPIFMTn.PRESCALE + 2 (SPI module clock cycles)

The C2EDELAY period is enabled only when the <u>SPIx_ENA</u> is deasserted at the beginning of the C2E delay period and SPIFMT*n*.WAITENA bit is set to 1. If SPIFMT*n*.WAITENA bit is set to 1 and C2EDELAY is cleared to 0, then the master waits indefinitely for the slave to assert <u>SPIx_ENA</u>.

2.14.5 SPI Data Length Error

An SPI can generate an error flag by detecting any mismatch in length of received/transmitted data with the programmed character length under certain conditions.

Master Mode: During a data transfer, if the SPI detects a deassertion of the SPIx_ENA pin (by the slave) while the character counter is not overflowed, then an error flag is set indicating the data length error. This can be caused by a slave receiving extra clocks (because of noise on the SPIx_CLK line).

Slave Mode: During a transfer, if the SPI detects a deassertion of the <u>SPIx_SCS[n]</u> pin before its character length counter overflows, then an error flag is set indicating the data length error. If the slave SPI misses one or more SPIx_CLK pulses from the master, this situation can occur. This error in slave mode would mean that both the transmitted and received data were not complete.

2.15 Reset Considerations

This section describes the software and hardware reset considerations.

2.15.1 Software Reset Considerations

The SPI module contains a software reset (RESET) bit in the SPI global control register 0 (SPIGCR0) that is used to reset the SPI module. As a result of a reset, the SPI module register values go to their reset state. The RESET bit must be set before any operation on the SPI is done.

2.15.2 Hardware Reset Considerations

In the event of a hardware reset, the SPI module register values go to their reset state and the application software needs to reprogram the registers to the desired values.

2.16 Power Management

The SPI module can be put in either local or global low-power mode. Global low-power mode is asserted by the system and is not controlled by the SPI. During global low-power mode, all clocks to the SPI are turned off so the module is completely inactive.

The SPI local low-power mode is asserted by setting the POWERDOWN bit in the SPI global control register 1 (SPIGCR1). Setting this bit stops the clocks to the SPI internal logic and the SPI registers. Setting the POWERDOWN bit causes the SPI to enter local low-power mode and clearing the POWERDOWN bit causes SPI to exit from local low-power mode. All the registers are accessible during local power-down mode as any register access enables the clock to SPI for that particular access alone.

Since entering a low-power mode has the effect of suspending all state machine activities, care must be taken when entering such modes to ensure that a valid state is entered when low-power mode is active. As a result, application software must ensure that a low-power mode is not entered during a transmission or reception of data.

NOTE: In SPI master mode, the data length error will be generated only if the SPIx_ENA pin is used as a functional pin.

NOTE: In SPI slave mode, the data length error flag will be generated only if the SPIx_SCS[n] pin is configured as a functional pin.



2.17 General-Purpose I/O Pin

Each of the SPI pins may be programmed via the SPI pin control registers (SPIPC0 to SPIPC5) to be a general-purpose I/O (GPIO) pin.

When the SPI pins are not used as functional pins, they may be programmed to be either general input or general output pins by configuring SPIPC0. For example, in 3-pin mode, SPIx_SOMI, SPIx_SIMO, and SPIx_CLK must be configured as SPI pins, while the SPIx_SCS[n] and SPIx_ENA pins should be configured as GPIO pins. The direction is controlled by configuring SPIPC1.

If configured as a general-purpose output, then SPIPC3 controls the output value. There is also a write 1 to set (SPIPC4) and a write 1 to clear (SPIPC5) for the data out value. These registers allow different tasks running on the CPU to manipulate the SPI I/O pins without read-modify-write hazards.

SPIPC2 reflects the current value on the pin when the particular pin is configured as a functional or general-purpose input pin. When the pin is configured as a functional or general-purpose output pin, SPIPC2 indicates the value that is attempted to be driven on the pin.

2.18 Emulation Considerations

CAUTION

Viewing or otherwise reading the following SPI registers: SPIBUF, SPIFLG, and INTVEC1 through the JTAG debugger causes their contents to change, possibly invalidating the results of the debug session. Be sure to set up the debugger to avoid reading these registers.

The SPI module does not support soft or hard stop during emulation breakpoints. The SPI module will continue to run if an emulation breakpoint is encountered.

In addition, any status registers that are cleared after reading will be affected if viewed in a memory or watch window of the debugger; since the emulator will read these registers to update the value displayed in the window.

2.19 Initialization

Perform the following procedure for initializing the SPI:

- 1. Reset the SPI by clearing the RESET bit in the SPI global control register 0 (SPIGCR0) to 0.
- 2. Take the SPI out of reset by setting SPIGCR0.RESET to 1.
- 3. Configure the SPI for master or slave mode by configuring the CLKMOD and MASTER bits in the SPI global control register 1 (SPIGCR1).
- 4. Configure the SPI for 3-pin, 4-pin with chip select, 4-pin with enable, or 5-pin mode by configuring the SPI pin control register 0 (SPIPC0).
- 5. Chose the SPI data format register *n* (SPIFMT*n*) to be used by configuring the DFSEL bit in the SPI transmit data register (SPIDAT1). In slave mode, only SPIFMT0 is supported.
- 6. Configure the SPI data rate, character length, shift direction, phase, polarity and other format options using SPIFMT*n* selected in step 5.
- 7. If SPI master, then configure the master delay options using the SPI delay register (SPIDELAY). In slave mode, SPIDELAY is not relevant.
- 8. Select the error interrupt notifications by configuring the SPI interrupt register (SPIINT0) and the SPI interrupt level register (SPILVL).
- 9. Enable the SPI communication by setting the SPIGCR1.ENABLE to 1.
- 10. Setup and enable the DMA for SPI data handling and then enable the DMA servicing for the SPI data requests by setting the SPIINT0.DMAREQEN to 1.
- 11. Handle SPI data transfer requests using DMA and service any SPI error conditions using the interrupt service routine.

3 Registers

This section describes the SPI control, data, and pin registers. The offset is relative to the associated base address of the module. See your device-specific data manual for the memory address of these registers.

Offset Address	Acronym	Register Description	Section
0h	SPIGCR0	SPI Global Control Register 0	Section 3.1
4h	SPIGCR1	SPI Global Control Register 1	Section 3.2
8h	SPIINT0	SPI Interrupt Register	Section 3.3
Ch	SPILVL	SPI Interrupt Level Register	Section 3.4
10h	SPIFLG	SPI Flag Register	Section 3.5
14h	SPIPC0	SPI Pin Control Register 0 (Function)	Section 3.6
18h	SPIPC1	SPI Pin Control Register 1 (Direction)	Section 3.7
1Ch	SPIPC2	SPI Pin Control Register 2 (Input)	Section 3.8
20h	SPIPC3	SPI Pin Control Register 3 (Output)	Section 3.9
24h	SPIPC4	SPI Pin Control Register 4 (Set SPIPC3)	Section 3.10
28h	SPIPC5	SPI Pin Control Register 5 (Clear SPIPC3)	Section 3.11
38h	SPIDAT0	SPI Data Transmit Register 0	Section 3.12
3Ch	SPIDAT1	SPI Data Transmit Register 1 (Data Transmit and Format Select)	Section 3.13
40h	SPIBUF	SPI Receive Buffer Register	Section 3.14
44h	SPIEMU	SPI Receive Emulation Register	Section 3.15
48h	SPIDELAY	SPI Delay Register	Section 3.16
4Ch	SPIDEF	SPI Default Chip Select Register	Section 3.17
50h	SPIFMT0	SPI Data Format Register 0	Section 3.18
54h	SPIFMT1	SPI Data Format Register 1	Section 3.18
58h	SPIFMT2	SPI Data Format Register 2	Section 3.18
5Ch	SPIFMT3	SPI Data Format Register 3	Section 3.18
64h	INTVEC1	SPI Interrupt Vector Register 1	Section 3.19

Table 8. SPI Registers

3.1 SPI Global Control Register 0 (SPIGCR0)

The SPI global control register 0 (SPIGCR0) is shown in Figure 13 and described in Table 9.

Figure 13. SPI Global Control Register 0 (SPIGCR0)

31			16
	Reserved		
	R-0		
15		1	0
-		•	•
-	Reserved		RESET

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

Table 9. SPI Global Control Register 0 (SPIGCR0) Field Descriptions

Bit	Field	Value	Description
31-1	Reserved	0	Reads return zero and writes have no effect.
0	RESET		Reset bit for the module. This bit needs to be set to 1 before any operation on SPI can be done.
		0	SPI is in reset state.
		1	SPI is out of reset state.

3.2 SPI Global Control Register 1 (SPIGCR1)

The SPI global control register 1 (SPIGCR1) is shown in Figure 14 and described in Table 10.

	Figure 14. SPI Global Control F	Register 1 (SPIGC	R1)	
31			25	24
	Reserved			ENABLE
	R-0			R/W-0
23			17	16
	Reserved			LOOPBACK
	R-0			R/W-0
15			9	8
	Reserved			POWERDOWN
	R-0			R/W-0
7		2	1	0
	Reserved		CLKMOD	MASTER
	R-0		R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

Table 10. SPI Global Control Register 1 (SPIGCR1) Field Descriptions

Bit	Field	Value	Description
31-25	Reserved	0	Reads return zero and writes have no effect.
24	ENABLE		SPI enable. This bit enables the SPI transfers. The other SPI configuration registers except SPIINT0.DMAREQEN should be configured before writing a 1 to this bit. This will prevent the SPI from responding to bus operations erroneously while it is in the process of being configured. The SPIINT0.DMAREQEN should be enabled after setting ENABLE. If SPIINT0.DMAREQEN is enabled before setting ENABLE then the first DMA request that occurs before the SPI is ready for data transfer may get dropped.
			When ENABLE bit is cleared to 0, the following SPI registers get forced to their default states (to 0s except for RXEMPTY bit in SPIBUF):
			Both TX and RX shift registers
			 The TXDATA fields of SPIDAT0 and SPIDAT1 registers
			All the fields of the SPIFLG register
			 Contents of SPIBUF and the internal RXBUF registers
		0	SPI is not activated for transfers.
		1	Activates SPI.
23-17	Reserved	0	Reads return zero and writes have no effect.
16	LOOPBACK		Internal loop-back test mode. The internal self-test option can be enabled by setting this bit. If the SPIx_SIMO and SPIx_SOMI pins are configured with SPI functionality, then the SPIx_SIMO pin is internally connected to the SPIx_SOMI pin. The transmit data is looped back as receive data and is stored in the receive field of the concerned buffer.
			Externally, during loop-back operation, the SPIx_CLK pin outputs an inactive value, SPIx_SIMO and SPIx_SOMI pins remain in high-impedance state. The SPI has to be initialized in master mode before the loop-back can be selected. If the SPI is initialized in slave mode or a data transfer is ongoing, errors may result.
		0	Internal loop-back test mode disabled.
		1	Internal loop-back test mode enabled.
15-9	Reserved	0	Reads return zero and writes have no effect.
8	POWERDOWN		When active, the SPI state machine enters a power-down state.
		0	The SPI is in active mode.
		1	The SPI is in power-down mode.
7-2	Reserved	0	Reads return zero and writes have no effect.

Bit	Field	Value	Description
1-0	CLKMOD,MASTER	0-3h	These two bits (CLKMOD,MASTER) determine whether the SPI operates in master or slave mode.
		0	SLAVE MODE. SPIx_CLK is an input from the master who initiates the transfers. Data is transmitted on the SPIx_SOMI pin and received on the SPIx_SIMO pin. The SPIx_SCS[n] pin is an input pin if configured as SPI slave chip select. The SPIx_ENA pin is an output pin if configured as the SPI enable pin.
		1h-2h	Reserved
		3h	MASTER MODE. SPIx_CLK is an output and the SPI initiates transfers. Data is transmitted on the SPIx_SIMO pin and received on the SPIx_SOMI pin. The SPIx_SCS[n] pin is an output pin if configured as SPI slave chip select. The SPIx_ENA pin is an input pin if configured as the SPI enable pin.

Table 10. SPI Global Control Register 1 (SPIGCR1) Field Descriptions (continued)

3.3 SPI Interrupt Register (SPIINT0)

The SPI interrupt register (SPIINT0) is shown in Figure 15 and described in Table 11.

		rigu		in upt negiste			
31						25	24
			Reserved				ENABLEHIGHZ
			R-0				R/W-0
23						17	16
			Reserved				DMAREQEN
			R-0				R/W-0
15					10	9	8
		Rese	erved			TXINTENA	RXINTENA
		R	-0			R/W-0	R/W-0
7	6	5	4	3	2	1	0
Reserved	OVRNINTENA	Reserved	BITERRENA	DESYNCENA	PARERRENA	TIMEOUTENA	DLENERRENA
R-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Figure 15. SPI Interrupt Register (SPIINT0)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 11. SPI Interrupt Register (SPIINT0) Field Descriptions

Bit	Field	Value	Description
31-25	Reserved	0	Reads return zero and writes have no effect.
24	ENABLEHIGHZ		SPIx_ENA pin high-impedance enable. If ENABLEHIGHZ is enabled, the SPIx_ENA pin (when it is configured as a WAIT functional output signal in a slave SPI) is forced to place it is output in high-impedance when not driving a low signal. If ENABLEHIGHZ is disabled, then the pin will output both a high and a low signal.
		0	SPIx_ENA pin is pulled high when not active.
		1	SPIx_ENA pin remains in high-impedance when not active.
23-17	Reserved	0	Reads return zero and writes have no effect.
16	DMAREQEN		DMA request enable. Enables the DMA request signal to be generated for both receive and transmit channels. Set DMAREQEN only after setting the SPIGCR1.ENABLE bit to 1.
		0	DMA is not used.
		1	DMA requests will be generated.
			Note: A transmit DMA request will be generated each time a transmit data is copied to the shift register either from TXBUF or directly from SPIDAT0/SPIDAT1.
			Note: A receive DMA request will be generated each time a received data is copied to SPIBUF register either from RXBUF or directly from the shift register.
15-10	Reserved	0	Reads return zero and writes have no effect.
9	TXINTENA		An interrupt is to be generated every time data is written to the shift register, so that a new data can be written to TXBUF. Setting this bit will generate an interrupt if the SPIFLG.TXINTFLG bit is set to 1.
		0	No interrupt will be generated upon SPIFLG.TXINTFLG being set to 1.
		1	Interrupt will be generated upon SPIFLG.TXINTFLG being set to 1.
8	RXINTENA		Receive interrupt enable. An interrupt is to be generated when the SPIFLG.RXINTFLAG bit is set.
		0	Interrupt will not be generated.
		1	Interrupt will be generated.
7	Reserved	0	Reads return zero and writes have no effect.
6	OVRNINTENA		Overrun interrupt enable. An interrupt is to be generated when the SPIFLG.OVRNINTFLG bit is set.
		0	Overrun interrupt will not be generated.
		1	Overrun interrupt will be generated.
5	Reserved	0	Reads return zero and writes have no effect.
-			




Bit	Field	Value	Description
4	BITERRENA		Enables interrupt on bit error. An interrupt is to be generated when the SPIFLG.BITERRFLG is set.
		0	No interrupt asserted upon bit error.
		1	Enables an interrupt on a bit error.
3	DESYNCENA		Enables interrupt on desynchronized slave. DESYNCENA is used in master mode only. The desynchronization monitor is active in master mode for the 4-pin with enable and 5-pin options. An interrupt is to be generated when the SPIFLG.DESYNCFLG is set.
		0	No interrupt asserted upon desynchronization error.
		1	Enables an interrupt on desynchronization of the slave.
2	PARERRENA		Enables interrupt on parity error. An interrupt is to be generated when the SPIFLG.PARERRFLG is set.
		0	No interrupt asserted upon parity error.
		1	Enables an interrupt on a parity error.
1	TIMEOUTENA		Enables interrupt on <u>SPIx_ENA</u> signal time-out. An interrupt is to be generated when SPIFLG.TIMEOUTFLG is set.
		0	No interrupt asserted upon SPIx_ENA signal time-out.
		1	Enables an interrupt on a time-out of the SPIx_ENA signal.
0	DLENERRENA		Data length error interrupt enable. A data length error occurs under the following conditions. Master: In a 4-pin with SPIx_ENA mode or 5-pin mode, if the SPIx_ENA pin from the slave is deasserted before the master has completed its transfer, the data length error is set. That is, if the character length counter has not overflowed while SPIx_ENA deassertion is detected, then it means that the slave has neither received full data from the master nor has it transmitted complete data. Slave: In a 4-pin with chip select mode or 5-pin mode, if the incoming valid SPIx_SCS[n] pin is deactivated before the character length counter overflows, then data length error is set.
		0	No interrupt is generated upon data length error.
		1	Enables an interrupt when data length error occurs.

Table 11. SPI Interrupt Register (SPIINT0) Field Descriptions (continued)

3.4 SPI Interrupt Level Register (SPILVL)

The SPI interrupt level register (SPILVL) is shown in Figure 16 and described in Table 12.

Figure 16. SPI Interrupt Level Register (SPILVL)




LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 12. SPI Interrupt Level Register (SPILVL) Field Descriptions

Bit	Field	Value	Description
31-10	Reserved	0	Reads return zero and writes have no effect.
9	TXINTLVL		Transmit interrupt level.
		0	Reserved
		1	Transmit interrupt is mapped to interrupt line INT1.
8	RXINTLVL		Receive interrupt level.
		0	Reserved
		1	Receive interrupt is mapped to interrupt line INT1.
7	Reserved	0	Reads return zero and writes have no effect.
6	OVRNINTLVL		Receive overrun interrupt level.
		0	Reserved
		1	Receive overrun interrupt is mapped to interrupt line INT1.
5	Reserved	0	Reads return zero and writes have no effect.
4	BITERRLVL		Bit error interrupt level.
		0	Reserved
		1	Bit error interrupt is mapped to interrupt line INT1.
3	DESYNCLVL		Desynchronized slave interrupt level. DESYNCLVL is used in master mode only.
		0	Reserved
		1	An interrupt due to desynchronization of the slave is mapped to interrupt line INT1.
2	PARERRLVL		Parity error interrupt level.
		0	Reserved
		1	A parity error interrupt is mapped to interrupt line INT1.
1	TIMEOUTLVL		SPIx_ENA signal time-out interrupt level.
		0	Reserved
		1	An interrupt on a time-out of the SPIx_ENA signal is mapped to interrupt line INT1.
0	DLENERRLVL		Data length error interrupt enable level.
		0	Reserved
		1	An interrupt on data length error is mapped to interrupt line INT1.

The SPI flag register (SPIFLG) is shown in Figure 17 and described in Table 13.

Figure 17. SPI Flag Register (SPIFLG)



LEGEND: R/W = Read/Write; R = Read only; WC = Write/Clear; -n = value after reset

Table 13. SPI Flag Register (SPIFLG) Field Descriptions

Bit	Field	Value	Description
31-10	Reserved	4000h	Reads return default value and writes have no effect.
9	TXINTFLG		Transmitter empty interrupt flag. Serves as an interrupt flag indicating that the transmit buffer (TXBUF) is empty and a new data can be written to it. This flag is set when a data is copied to the shift register either directly or from the TXBUF register. This bit is cleared by one of following ways:
			Writing a new data to either SPIDAT0 or SPIDAT1Writing a 0 to SPIGCR1.ENABLE
		0	Transmit buffer is now full. No interrupt pending for transmitter empty.
		1	Transmit buffer is empty. An interrupt is pending to fill the transmitter.
8	RXINTFLG		Receiver full interrupt flag. This flag is set when a word is received and copied into the buffer register (SPIBUF). This bit is cleared under the following ways:
			 Reading the SPIBUF register. During emulation mode, however, a read to the emulation register (SPIEMU) does not clear this flag bit.
			 Reading INTVEC1 register when there is a receive buffer full interrupt
			Writing a 1 to this bit
			Writing a 0 to SPIGCR1.ENABLE
			System reset
		0	No new received data pending. Receive buffer is empty.
		1	A newly received data is ready to be read. Receive buffer is full.
			Note: Clearing RXINTFLG bit by writing a 1 before reading the SPIBUF sets the RXEMPTY bit of the SPIBUF register too. This way, one can ignore a received data. However, if the internal RXBUF is already full, the data from RXBUF will be copied to SPIBUF and the RXEMPTY bit will be cleared again. The SPIBUF contents should be read first if this situation needs to be avoided.
7	Reserved	0	Reads return zero and writes have no effect.
6	OVRNINTFLG		Receiver overrun flag. The bit is set when a receive operation completes before the previous character has been read from the receive buffer. The bit indicates that the last received character has been overwritten and therefore lost. This bit is cleared under the following conditions:
			Reading INTVEC1 register when there is a receive buffer overrun interrupt
			Writing a 1 to this bit
		0	Overrun condition did not occur.
		1	Overrun condition has occurred.
			Note: Reading SPIBUF register does not clear the OVRNINTFLG bit. If an overrun interrupt is detected, then the SPIBUF may need to be read twice to get to the overrun buffer. This is due to the fact that the overrun will always occur to the internal RXBUF. Each read to the SPIBUF will result in RXBUF contents (if it is full) getting copied to SPIBUF.
			Note: A special condition under which OVRNINTFLG flag gets set. If both SPIBUF and RXBUF are already full and while another buffer receive is underway, if any errors like TIMEOUT, BITERR and DLENERR occur, then OVRNINTFLG will be set to indicate that the status flags are getting overwritten by the new transfer. This overrun should be treated like a normal receiver overrun.

Texas Instruments

Registers

www.ti.com

Bit	Field	Value	Description
5	Reserved	0	Reads return zero and writes have no effect.
4	BITERRFLG		This bit is set when a mismatch of internal transmit data and transmitted data is detected. The SPI samples the signal of the transmit pin (master: SPIx_SIMO, slave: SPIx_SOMI) at the receive point (half clock cycle after transmit point). If the sampled value differs from the transmitted value a bit error is detected and the flag is set. A possible reason for a bit error can be a too high bit rate/capacitive load or another master/slave trying to transmit at the same time. This flag can be cleared by one of the following ways:
			Write a 1 to this bit.
			Set SPIGCR1.ENABLE bit to 0.
		0	No bit error occurred.
		1	A bit error occurred.
3	DESYNCFLG		Desynchronization of slave device. Desynchronization monitor is active in master mode only. The master monitors the SPIx_ENA signal coming from the slave device and sets the DESYNCFLG bit if the SPIx_ENA signal is not deasserted after the last bit is transmitted plus $t_{T2EDELAY}$. Desynchronization can occur if a slave device misses a clock edge coming from the master. This flag can be cleared by one of the following ways:
			Write a 1 to this bit.
			Set SPIGCR1.ENABLE bit to 0.
		0	No slave desynchronization detected.
		1	Slave is desynchronized
			Note: Inconsistency of DESYNCFLG in SPI. Due to the nature of this error, under some circumstances it is possible for a desynchronized error detected for the previous buffer to be visible in the current buffer. This is due to the fact that receive completion flag/interrupt will be generated when the buffer transfer is completed. But decence will be detected after the buffer transfer is completed. So, if CPU/DMA reads the received data quickly when an receive interrupt is detected, then the status flag may not reflect the correct decence condition.
2	PARERRFLG		Calculated parity differs from received parity bit. If the parity generator is enabled an even or odd parity bit is added at the end of a data word . During reception of the data word the parity generator calculates the reference parity and compares it to the received parity bit. In the event of a mismatch the PARERRFLG flag is set. This flag can be cleared by one of the following ways:
			Write a 1 to this bit.
			Set SPIGCR1.ENABLE bit to 0.
		0	No parity error detected.
		1	A parity error occurred.
1	TIMEOUTFLG		Time-out due to non-activation of <u>SPIx_ENA</u> signal. This flag is applicable only for the master mode. The <u>SPI</u> generates a time-out because the slave hasn't responded in time by activating the <u>SPIx_ENA</u> signal after the chip select signal has been activated. If a time-out condition is detected the corresponding chip select is deactivated immediately and the TIMEOUTFLG flag is set. This flag can be cleared by one of the following ways:
			Write a 1 to this bit.
			Set SPIGCR1.ENABLE bit to 0.
		0	No SPIx_ENA signal time-out occurred.
		1	An SPIx_ENA signal time-out occurred.
0	DLENERRFLG		Data length error flag. This flag can be cleared by one of the following ways:
			Write a 1 to this bit.
			Set SPIGCR1.ENABLE bit to 0.
		0	No data length error has occurred.
		1	A data length error has occurred.

Table 13. SPI Flag Register (SPIFLG) Field Descriptions (continued)



3.6 SPI Pin Control Register 0 (SPIPC0)

The SPI pin control register 0 (SPIPC0) is shown in Figure 18 and described in Table 14.

31 16 Reserved R-0 15 12 11 10 9 8 CLKFUN ENAFUN Reserved SOMIFUN SIMOFUN R-0 R/W-0 R/W-0 R/W-0 R/W-0 7 0 SCS0FUN[n](1) R/W-0

Figure 18. SPI Pin Control Register 0 (SPIPC0)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Not all devices support multiple slave chip select (SPIx_SCS[n]) I/O pins, see your device-specific data manual for supported pins. If the pins are not available, the corresponding bit is reserved and should be cleared to 0. (1)

Table 14. SPI Pin Control Register 0 (SPIPC0) Field Descriptions

Bit	Field	Value	Description
31-12	Reserved	0	Reads return zero and writes have no effect.
11	SOMIFUN		Slave out, master in pin function. This bit determines whether the SPIx_SOMI pin is to be used as a general-purpose I/O pin or as a SPI functional pin.
		0	SPIx_SOMI pin is a GPIO pin.
		1	SPIx_SOMI pin is a SPI functional pin.
10	SIMOFUN		Slave in, master out pin function. This bit determines whether the SPIx_SIMO pin is to be used as a general-purpose I/O pin or as a SPI functional pin.
		0	SPIx_SIMO pin is a GPIO pin.
		1	SPIx_SIMO pin is a SPI functional pin.
9	CLKFUN		SPI clock pin function. This bit determines whether the SPIx_CLK pin is to be used as a general-purpose I/O pin, or as a SPI functional pin.
		0	SPIx_CLK pin is a GPIO pin.
		1	SPIx_CLK pin is a SPI functional pin.
8	ENAFUN		SPI enable pin function. This bit determines whether the SPIx_ENA pin is to be used as a general-purpose I/O pin, or as a SPI functional pin.
		0	SPIx_ENA pin is a GPIO pin.
		1	SPIx_ENA pin is a SPI functional pin.
7-0	SCS0FUN[n]		SPI chip select pin <i>n</i> function. This bit determines whether the <u>SPIx_SCS[n]</u> pin is to be used as a general-purpose I/O pin, or as a SPI functional pin. Not all devices support multiple <u>SPIx_SCS[n]</u> pins, see your device-specific data manual for supported pins. If the pins are not available, the corresponding bit is reserved and should be cleared to 0.
		0	SPIx_SCS[n] pin is a GPIO pin.
		1	SPIx_SCS[n] pin is a SPI functional pin.

Registers

3.7 SPI Pin Control Register 1 (SPIPC1)

The SPI pin control register 1 (SPIPC1) is shown in Figure 19 and described in Table 15.

Figure 19. SPI Pin Control Register 1 (SPIPC1) 31 16 Reserved R-0 15 12 11 10 9 8 CLKDIR Reserved SOMIDIR SIMODIR ENADIR R-0 R/W-0 R/W-0 R/W-0 R/W-0 7 0 SCS0DIR[n](1) R/W-0

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

⁽¹⁾ Not all devices support multiple slave chip select (SPIx_SCS[n]) I/O pins, see your device-specific data manual for supported pins. If the pins are not available, the corresponding bit is reserved and should be cleared to 0.

Table 15. SPI Pin Control Register 1 (SPIPC1) Field Descriptions

Bit	Field	Value	Description				
31-12	Reserved	0	Reads return zero and writes have no effect.				
11	SOMIDIR		SPIx_SOMI pin direction. Controls the direction of the SPIx_SOMI pin when it is used as a general-purpose I/O pin. If the SPIx_SOMI pin is used as a SPI functional pin, the I/O direction is determined by whether the SPI is configured as master or slave.				
		0	SPIx_SOMI pin is an input.				
		1	SPIx_SOMI pin is an output.				
10	SIMODIR		SPIx_SIMO pin direction. Controls the direction of the SPIx_SIMO pin when it is used as a general-purpose I/O pin. If the SPIx_SIMO pin is used as a SPI functional pin, the I/O direction is determined by whether the SPI is configured as master or slave.				
		0	SPIx_SIMO pin is an input.				
		1	SPIx_SIMO pin is an output.				
9	CLKDIR		SPIx_CLK pin direction. Controls the direction of the SPIx_CLK pin when it is used as a general-purpose I/O pin. If the SPIx_CLK pin is used as a SPI functional pin, the I/O direction is determined by whether the SPI is configured as master or slave.				
		0	SPIx_CLK pin is an input.				
		1	SPIx_CLK pin is an output.				
8	ENADIR		SPIx_ENA pin direction. Controls the direction of the SPIx_ENA pin when it is used as a general-purpose I/O pin. If the SPIx_ENA pin is used as a SPI functional pin, then the I/O direction is determined by whether the SPI is configured as master or slave.				
		0	SPIx_ENA pin is an input.				
		1	SPIx_ENA pin is an output.				
7-0	SCS0DIR[n]		SPIx_SCS[n] pin direction. Controls the direction of the SPIx_SCS[n] pin when it is used as a general-purpose I/O pin. If the SPIx_SCS[n] pin is used as a SPI functional pin, then the I/O direction is determined by whether the SPI is configured as master or slave. Not all devices support multiple SPIx_SCS[n] pins, see your device-specific data manual for supported pins. If the pins are not available, the corresponding bit is reserved and should be cleared to 0.				
		0	SPIx_SCS[n] pin is an input.				
		1	SPIx_SCS[n] pin is an output.				

3.8 SPI Pin Control Register 2 (SPIPC2)

The SPI pin control register 2 (SPIPC2) is shown in Figure 20 and described in Table 16.

l						1
		Re	served			
			R-0			
15		12	11	10	9	8
	Reserved		SOMIDIN	SIMODIN	CLKDIN	ENADIN
	R-0		R-U	R-U	R-U	R-U
7						0
		SCS)DIN[<i>n</i>] ⁽¹⁾			
			R-U			

Figure 20. SPI Pin Control Register 2 (SPIPC2)

LEGEND: R/W = Read/Write; R = Read only; U = Undefined; -n = value after reset

⁽¹⁾ Not all devices support multiple slave chip select (SPIx_SCS[n]) I/O pins, see your device-specific data manual for supported pins. If the pins are not available, the corresponding bit is reserved and should be cleared to 0.

Table 16. SPI Pin Control Register 2 (SPIPC2) Field Descriptions

Bit	Field	Value	Description			
31-12	Reserved	0	Reads return zero and writes have no effect.			
11	SOMIDIN		SPIx_SOMI data in. This bit reflects the value of the SPIx_SOMI pin.			
		0	Current value of SPIx_SOMI pin is logic 0.			
		1	Current value of SPIx_SOMI pin is logic 1.			
10	SIMODIN		SPIx_SIMO data in. This bit reflects the value of the SPIx_SIMO pin.			
		0	Current value of SPIx_SIMO pin is logic 0.			
		1	Current value of SPIx_SIMO pin is logic 1.			
9	CLKDIN		Clock data in. This bit reflects the value of the SPIx_CLK pin.			
		0	Current value of SPIx_CLK pin is logic 0.			
		1	Current value of SPIx_CLK pin is logic 1.			
8	ENADIN		SPIx_ENA data in. This bit reflects the value of the SPIx_ENA pin.			
		0	Current value of SPIx_ENA pin is logic 0.			
		1	Current value of SPIx_ENA pin is logic 1.			
7-0	SCS0DIN[n]		SPIx_SCS[n] data in. This bit reflects the value of the SPIx_SCS[n] pin. Not all devices support multiple SPIx_SCS[n] pins, see your device-specific data manual for supported pins. If the pins are not available, the corresponding bit is reserved and should be cleared to 0.			
		0	Current value of SPIx_SCS[n] pin is logic 0.			
		1	Current value of SPIx_SCS[n] pin is logic 1.			

3.9 SPI Pin Control Register 3 (SPIPC3)

The SPI pin control register 3 (SPIPC3) is shown in Figure 21 and described in Table 17.

Figure 21. SPI Pin Control Register 3 (SPIPC3) 31 16 Reserved R-0 15 12 11 10 9 8 CLKDOUT ENADOUT Reserved SOMIDOUT SIMODOUT R-0 R/W-0 R/W-0 R/W-0 R/W-0 7 0 SCS0DOUT[n]⁽¹⁾ R/W-0

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

⁽¹⁾ Not all devices support multiple slave chip select (SPIx_SCS[n]) I/O pins, see your device-specific data manual for supported pins. If the pins are not available, the corresponding bit is reserved and should be cleared to 0.

Table 17. SPI Pin Control Register 3 (SPIPC3) Field Descriptions

Bit	Field	Value	Description
31-12	Reserved	0	Reads return zero and writes have no effect.
11	SOMIDOUT		SPIx_SOMI data out write. This bit is only active when the SPIx_SOMI pin is configured as a general-purpose I/O pin and configured as an output pin. The value of this bit indicates the value sent to the pin.
		0	Current value of SPIx_SOMI pin is logic 0.
		1	Current value of SPIx_SOMI pin is logic 1.
10	SIMODOUT		SPIx_SIMO data out write. This bit is only active when the SPIx_SIMO pin is configured as a general-purpose I/O pin and configured as an output pin. The value of this bit indicates the value sent to the pin.
		0	Current value of SPIx_SIMO pin is logic 0.
		1	Current value of SPIx_SIMO pin is logic 1.
9	CLKDOUT		SPIx_CLK data out write. This bit is only active when the SPIx_CLK pin is configured as a general-purpose I/O pin and configured as an output pin. The value of this bit indicates the value sent to the pin.
		0	Current value of SPIx_CLK pin is logic 0.
		1	Current value of SPIx_CLK pin is logic 1.
8	ENADOUT		SPIx_ENA data out write. Only active when the SPIx_ENA pin is configured as a general-purpose I/O pin and configured as an output pin. The value of this bit indicates the value sent to the pin.
		0	Current value of SPIx_ENA pin is logic 0.
		1	Current value of SPIx_ENA pin is logic 1.
7-0	SCS0DOUT[n]		SPIx_SCS[n] data out write. Only active when the SPIx_SCS[n] pin is configured as a general-purpose I/O pin and configured as an output pin. The value of this bit indicates the value sent to the pin <i>n</i> . Not all devices support multiple SPIx_SCS[n] pins, see your device-specific data manual for supported pins. If the pins are not available, the corresponding bit is reserved and should be cleared to 0.
		0	Current value of SPIx_SCS[n] pin is logic 0.
		1	Current value of SPIx_SCS[n] pin is logic 1.

3.10 SPI Pin Control Register 4 (SPIPC4)

The SPI pin control register 4 (SPIPC4) is shown in Figure 22 and described in Table 18.

Figure 22. SPI Pin Control Register 4 (SPIPC4) 31 16 Reserved R-0 15 12 11 10 9 8 Reserved SOMISET SIMOSET CLKSET ENASET R-0 R/W-0 R/W-0 R/W-0 R/W-0 7 0 SCS0SET[n](1) R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

⁽¹⁾ Not all devices support multiple slave chip select (SPIx_SCS[n]) I/O pins, see your device-specific data manual for supported pins. If the pins are not available, the corresponding bit is reserved and should be cleared to 0.

Table 18. SPI Pin Control Register 4 (SPIPC4) Field Descriptions

Bit	Field	Value	Description
31-12	Reserved	0	Reads return zero and writes have no effect.
11	SOMISET		SPIx_SOMI data out set. This bit is only active when the SPIx_SOMI pin is configured as a general-purpose output pin. Reads return the value of the SPIx_SOMI pin.
		Write 0	No effect
		Write 1	SPIPC3.SOMIDOUT is set to 1.
10	SIMOSET		SPIx_SIMO data out set. This bit is only active when the SPIx_SIMO pin is configured as a general-purpose output pin. Reads return the value of the SPIx_SIMO pin.
		Write 0	No effect
		Write 1	SPIPC3.SIMODOUT is set to 1.
9	CLKSET		SPIx_CLK data out set. This bit is only active when the SPIx_CLK pin is configured as a general-purpose output pin. Reads return the value of the SPIx_CLK pin.
		Write 0	No effect
		Write 1	SPIPC3.CLKDOUT is set to 1.
8	ENASET		SPIx_ENA data out set. This bit is only active when the SPIx_ENA pin is configured as a general-purpose output pin. Reads return the value of the SPIx_ENA pin.
		Write 0	No effect.
		Write 1	SPIPC3.ENADOUT is set to 1.
7-0	SCS0SET[n]		SPIx_SCS[n] data out set. This bit is only active when the SPIx_SCS[n] pin is configured as a general-purpose output pin. Reads return the value of the SPIx_SCS[n] pin. Not all devices support multiple SPIx_SCS[n] pins, see your device-specific data manual for supported pins. If the pins are not available, the corresponding bit is reserved and should be cleared to 0.
		Write 0	No effect
		Write 1	SPIPC3.SCS0DOUT is set to 1.

3.11 SPI Pin Control Register 5 (SPIPC5)

The SPI pin control register 5 (SPIPC5) is shown in Figure 23 and described in Table 19.

Figure 23. SPI Pin Control Register 5 (SPIPC5) 31 16 Reserved R-0 15 12 11 10 9 8 CLKCLR ENACLR Reserved SOMICLR SIMOCLR R-0 R/W-0 R/W-0 R/W-0 R/W-0 7 0 SCS0CLR[[n]⁽¹⁾ R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

⁽¹⁾ Not all devices support multiple slave chip select (SPIx_SCS[n]) I/O pins, see your device-specific data manual for supported pins. If the pins are not available, the corresponding bit is reserved and should be cleared to 0.

Table 19. SPI Pin Control Register 5 (SPIPC5) Field Descriptions

Bit	Field	Value	Description
31-12	Reserved	0	Reads return zero and writes have no effect.
11	SOMICLR		SPIx_SOMI data out clear. This bit is only active when the SPIx_SOMI pin is configured as a general-purpose output pin. Reads return the value of the SPIx_SOMI pin.
		Write 0	No effect.
		Write 1	SPIPC3.SOMIDOUT is cleared to 0.
10	SIMOCLR		SPIx_SIMO data out clear. This bit is only active when the SPIx_SIMO pin is configured as a general-purpose output pin. Reads return the value of the SPIx_SIMO pin.
		Write 0	No effect.
		Write 1	SPIPC3.SIMODOUT is cleared to 0.
9	CLKCLR		SPIx_CLK data out clear. This bit is only active when the SPIx_CLK pin is configured as a general-purpose output pin. Reads return the value of the SPIx_CLK pin.
		Write 0	No effect.
		Write 1	SPIPC3.CLKDOUT is cleared to 0.
8	ENACLR		SPIx_ENA data out clear. This bit is only active when the SPIx_ENA pin is configured as a general-purpose output pin. Reads return the value of the SPIx_ENA pin.
		Write 0	No effect.
		Write 1	SPIPC3.ENADOUT is cleared to 0.
7-0	SCS0CLR[n]		SPIx_SCS[n] data out clear. This bit is only active when the <u>SPIx_SCS[n]</u> pin is configured as a general-purpose output pin. Reads return the value of the <u>SPIx_SCS[n]</u> pin. Not all devices support multiple <u>SPIx_SCS[n]</u> pins, see your device-specific data manual for supported pins. If the pins are not available, the corresponding bit is reserved and should be cleared to 0.
		Write 0	No effect.
		Write 1	SPIPC3.SCS0DOUT is cleared to 0.



3.12 SPI Transmit Data Register 0 (SPIDAT0)

The SPI transmit data register 0 (SPIDAT0) is shown in Figure 24 and described in Table 20.

Figure 24. SPI Data Register 0 (SPIDAT0) 31 16 Reserved R-0 15 0 TXDATA

R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 20. SPI Data Register 0 (SPIDAT0) Field Descriptions

Bit	Field	Value	Description			
31-16	Reserved	0	Reads return zero and writes have no effect.			
15-0	TXDATA	0-FFFFh	SPI transmit data. When written, these bits will be copied to the shift register if it is empty. If the shift register is not empty, the TXBUF will hold the written values. SPIGCR1.ENABLE must be set to 1 before this register can be written to. Writing a 0 to the SPIGCR1.ENABLE forces the TXDATA[15:0] field to 0.			
			Note: Irrespective of the character length, the transmit data should be right-justified before writing to SPIDAT0 register.			
			Note: The default data format control register for SPIDAT0 is SPIFMT0. However, it is possible to reprogram the DFSEL field of SPIDAT1 before using SPIDAT0, to select a different SPIFMT <i>n</i> register.			

Registers

TEXAS INSTRUMENTS

www.ti.com

Registers

3.13 SPI Transmit Data Register 1 (SPIDAT1)

The SPI transmit data register (SPIDAT1) is shown in Figure 25 and described in Table 21.

Figure 25. SPI Data Register 1 (SPIDAT1)								
31	29	28	27	26	25	24		
Rese	erved	CSHOLD	Reserved	WDEL	DFSE	L		
R·	-0	R/W-0	R-0	R/W-0	R/W-0)		
23						16		
		CSN	R[<i>n</i>] ⁽¹⁾					
		R/	W-0					
15						0		
		TXE	DATA					
		R/	W-0					

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

(1) Not all devices support multiple slave chip select (SPIx_SCS[n]) I/O pins, see your device-specific data manual for supported pins.

Rit Field Value Description 31-29 Reserved 0 Reads return zero and writes have no effect. CSHOLD Chip select hold mode. The CSHOLD bit is supported in master mode only. In slave mode, this bit 28 is ignored. CSHOLD defines the behavior of the chip select line at the end of a data transfer. 0 The chip select signal is deactivated at the end of a transfer after the T2CDELAY time has passed. The chip select signal is held active at the end of a transfer until a control field with new data and 1 control information is loaded into SPIDAT1. If the new chip select hold information equals the previous one, the active chip select signal is extended until the end of transfer with CSHOLD cleared. 27 Reserved 0 Reads return zero and writes have no effect. 26 WDEL Enable the delay counter at the end of the current transaction. The WDEL bit is supported in master mode only. In slave mode, this bit is ignored. 0 No delay will be inserted. However, SPIx_SCS[n] pin will still be deactivated for at least 2 SPI module clock cycles if CSHOLD = 0. After a transaction, SPIFMTn.WDELAY of the selected data format will be loaded into the delay 1 counter. No transaction will be performed until the SPIFMTn.WDELAY counter overflows. The <u>SPIx_SCS[n]</u> pin will be deactivated for at least (WDELAY + 2) × SPI module clock period. 25-24 DFSEL 0-3h Data word format select 0 Data word format 0 is selected Data word format 1 is selected 1h Data word format 2 is selected 2h 3h Data word format 3 is selected Note: Preselecting a Format Register. Writing to just the control field (using byte writes) does not initiate any SPI transfer in master mode. This feature can be used to set up SPIx_CLK phase or polarity before actually starting the transfer by just updating the DFSEL fields in the control field to select the required phase/polarity combination. Chip select number. The CSNR field defines the state of the SPIx_SCS[n] pins during a master 23-16 CSNR[n] data transfer. The value of the CSNR field is driven directly on the SPIx SCSIn pins. Each bit in the CSNR field corresponds to an SPIx_SCS[n] pin, for example, CSNR[0] corresponds to SPIx_SCS[0] (see your device-specific data manual to determine how many SPI pins are available on your device). The state of the chip select pins when no transmissions are active is specified through the CSDEF field in the SPI default chip select register (SPIDEF). The chip select pins can remain in their active state by setting the CSHOLD bit to 1. When the SPI is configured in slave mode, this field must be written as 00h. SPIx_SCS[n] pin is driven low. 0 SPIx_SCS[n] pin is driven high. 1

Table 21. SPI Data Register 1 (SPIDAT1) Field Descriptions

Bit	Field	Value	Description
15-0	TXDATA	0-FFFFh	Transfer data. When written, these bits will be copied to the shift register if it is empty. If the shift register is not empty, the TXBUF will hold the written values.
			SPIGCR1.ENABLE must be set to 1 before this register can be written to. Writing a 0 to the SPIGCR1.ENABLE forces the lower 16 bits of the SPIDAT1 to 0.
			Note: Irrespective of the character length, the transmit data should be right-justified before writing to SPIDAT1.

Table 21. SPI Data Register 1 (SPIDAT1) Field Descriptions (continued)

3.14 SPI Receive Buffer Register (SPIBUF)

The SPI receive buffer register (SPIBUF) is shown in Figure 26 and described in Table 22.

		Fig	ure 26. SPI B	uffer Register	(SPIBUF)		
31	30	29	28	27	26	25	24
RXEMPTY	RXOVR	TXFULL	BITERR	DESYNC	PARERR	TIMEOUT	DLENERR
RS-1	RC-0	R-0	RC-0	RC-0	RC-0	RC-0	RC-0
23							16
			Rese	erved			
			R	-0			
15							0
			RXD	DATA			
			R	-0			

—:. AC COLOUTIEN Destates (COLOUT)

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

Table 22. SPI Buffer Register (SPIBUF) Field Descriptions

Bit	Field	Value	Description
31	RXEMPTY		Receive data buffer empty. When host reads the SPIBUF field or the whole SPIBUF register this will automatically set the RXEMPTY flag. When a data transfer is completed, the received data is copied into SPIBUF, the RXEMPTY flag is cleared. This flag gets set to 1 under following conditions:
			Reading the RXDATA portion of the SPIBUF register.
			Writing 1 to clear the RXINTFLG bit in SPIFLG register.
		0	New data has been received and copied into the SPIBUF register.
		1	No data received since last reading of SPIBUF register.
			Write-Clearing the SPIFLG.RXINTFLG bit before reading the SPIBUF indicates the received data is being ignored. Conversely, SPIFLG.RXINTFLG can be cleared by reading the RXDATA portion of the SPIBUF register or the entire SPIBUF register.
30	RXOVR		Receive data buffer overrun. When a data transfer is completed and the received data is copied into the RXBUF while it is already full, RXOVR is set. An overrun always occurs to the RXBUF, and SPIBUF contents never get overwritten until after it is read by the CPU/DMA.
			Reading SPIBUF register does not clear the RXOVR bit. If an overrun interrupt is detected, then the SPIBUF may need to be read twice to get to the overrun buffer. This is due to the fact that the overrun will always occur to the internal RXBUF. Each read to the SPIBUF will result in RXBUF contents (if it is full) getting copied to SPIBUF.
			Note: A special condition under which RXOVR flag gets set. If both SPIBUF and RXBUF are already full and while another buffer receive is underway, if any errors like TIMEOUT, BITERR and DLENERR occur, then RXOVR will be set to indicate that the status flags are getting overwritten by the new transfer. This overrun should be treated like a normal receiver overrun.
		0	No receive data overrun condition occurred since last time reading the data field.
		1	A receive data overrun condition occurred since last time reading the data field.



Registers

Bit	Field	Value	Description
29	TXFULL		Transmit data buffer full. This flag is a read-only flag. Writing into SPIDAT0 or SPIDAT1 field while the TX shift register is full will automatically set the TXFULL flag. Once the data is copied to the shift register, the TXFULL flag will be cleared. Writing to the SPIDAT0/SPIDAT1 register when both TXBUF and the TX shift register are empty does not set the TXFULL flag.
		0	The transmit buffer is empty; SPIDAT0/SPIDAT1 is ready to accept a new data.
		1	The transmit buffer is full; SPIDAT0/SPIDAT1 is not ready to accept new data.
28	BITERR		Bit error. There was a mismatch of internal transmit data and transmitted data. The SPI samples the signal of the transmit pin (master: SIMO, slave: SOMI) at the receive point (half clock cycle after transmit point). If the sampled value differs from the transmitted value, a bit error is detected and the flag BITERR is set. A possible reason for a bit error can be noise, a too-high bit rate/capacitive load, or another master/slave trying to transmit at the same time.
			Note: This flag is cleared to 0 when RXDATA portion of the SPIBUF register is read.
		0	No bit error occurred.
		1	A bit error occurred.
27	DESYNC		$\begin{array}{c} \hline Desynchronization of slave device. This bit is active in master mode only. The master monitors the \\ \hline SPIx_ENA signal coming from the slave device and sets the DESYNC flag if \overline{SPIx_ENA} isdeactivated before the last reception point or after the last bit is transmitted plus t_{TZEDELAY}. IfDESYNCENA is set, an interrupt is asserted. Desynchronization can occur if a slave devicemisses a clock edge coming from the master. \\ \hline \end{array}$
			Note: Possible inconsistency of DESYNC flag in SPI. Because of the nature of this error, under some circumstances it is possible for a desync error detected for the previous buffer to be visible in the current buffer. This is because the receive completion flag/interrupt will be generated when the buffer transfer is completed. But desync will be detected after the buffer transfer is completed. So, if CPU/DMA reads the received data quickly when an RXINT is detected, then the status flag may not reflect the correct desync condition.
			Note: This flag is cleared to 0 when the RXDATA portion of the SPIBUF register is read.
		0	No slave de-synchronization detected.
		1	A slave device is desynchronized.
26	PARERR		Parity error. The calculated parity differs from received parity bit. If the parity generator is enabled an even or odd parity bit is added at the end of a data word. During reception of the data word, the parity generator calculates the reference parity and compares it to the received parity bit. If a mismatch is detected, the PARERR flag is set.
			Note: This flag is cleared to 0 when the RXDATA portion of the SPIBUF register is read.
		0	No parity error detected.
		1	A parity error occurred.
25	TIMEOUT		Time-out because of non-activation of SPIx_ENA pin. This bit is valid in master mode only. The SPI generates a time-out because the slave hasn't responded in time by activating the SPIx_ENA signal after the chip select signal has been activated. If a time-out condition is detected, the corresponding chip select is deactivated immediately and the TIMEOUT flag is set.
			Note: This flag is cleared to 0 when RXDATA portion of the SPIBUF register is read.
		0	No SPIx_ENA pin time-out occurred.
		1	An SPIx_ENA signal time-out occurred.
24	DLENERR		Data length error flag.
			Note: This flag is cleared to 0 when the RXDATA portion of the SPIBUF register is read.
		0	No data length error has occurred.
		1	A data length error has occurred.
23-16	Reserved	0	Reads return zero and writes have no effect.
15-0	RXDATA	0-FFFFh	SPI receive data. This is the received data, transferred from the receive shift-register at the end of a transfer completion. Irrespective of the programmed character length and the direction of shifting, the received data is stored right-justified in the register.

Table 22. SPI Buffer Register (SPIBUF) Field Descriptions (continued)



3.15 SPI Emulation Register (SPIEMU)

The SPI emulation register (SPIEMU) is shown in Figure 27 and described in Table 23.

Figure 27. SPI Emulation Register (SPIEMU) 31 16 Reserved R-0 15 0 RXDATA 1

R-0

LEGEND: R = Read only; -n = value after reset

Bit	Field	Value	Description
31-16	Reserved	0	Reads return zero and writes have no effect.
15-0	RXDATA	0-FFFFh	SPI receive data. SPI emulation is a mirror of the SPIBUF register. The only difference between SPIEMU and SPIBUF is that a read from SPIEMU does not clear any of the status flags.

Table 23. SPI Emulation Register (SPIEMU) Field Descriptions

Registers



3.16 SPI Delay Register (SPIDELAY)

The SPI delay register (SPIDELAY) is shown in Figure 28 and described in Table 24.

	Fig	ure 28. SPI De	lay Register ((SPIDELAY)	
31		24	23		16
	C2TDELAY			T2CDELAY	
	R/W-0			R/W-0	
15		8	7		0
	T2EDELAY			C2EDELAY	
	R/W-0			R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


Table 24. SPI Delay Register (SPIDELAY) Field Descriptions


Bit	Field	Value	Description
31-24	C2TDELAY	0-FFh	Chip-select-active-to-transmit-start-delay. C2TDELAY is used in master mode only. It defines a setup time for the slave device that delays the data transmission from the chip select active edge by a multiple of SPI module clock cycles. C2TDELAY can be configured between 3 and 257 SPI module clock cycles. See Figure 29.
			The setup time value is calculated as follows: $t_{C2TDELAY} = (C2TDELAY + 2) \times SPI$ module clock period
			Note: If C2TDELAY = 0, then $t_{C2TDELAY} = 0$.
			Example: SPI module clock = 25 MHz -> SPI module clock period = 40 ns; C2TDELAY = 06h; > t _{C2TDELAY} = 320 ns;
			When the chip select signal becomes active, the slave has to prepare for data transfer within 320 ns.
			Note: If phase = 1, the delay between <u>SPIx_SCS[n]</u> falling edge to the first edge of SPIx_CLK will have an additional 0.5 SPIx_CLK period delay. This delay is as per the SPI protocol.
23-16	T2CDELAY	0-FFh	Transmit-end-to-chip-select-inactive-delay. T2CDELAY is used in master mode only. It defines a hold time for the slave device that delays the chip select deactivation by a multiple of SPI module clock cycles after the last bit is transferred. T2CDELAY can be configured between 2 and 256 SPI module clock cycles. See Figure 30.
			The hold time value is calculated as follows: $t_{T2CDELAY} = (T2CDELAY + 1) \times SPI module clock period$
			Note: If T2CDELAY = 0, then $t_{T2CDELAY} = 0$
			Example: VBUSPCLK = 25 MHz -> VBUSPCLK period = 40 ns; T2CDELAY = 03h; > t _{T2CDELAY} = 160 ns;
			After the last data bit (or parity bit) is being transferred the chip select signal is held active for 160 ns.
			Note: If phase = 0, then between the last edge of SPIx_CLK and rise-edge of <u>SPIx_SCS[n]</u> there will be an additional delay of 0.5 SPIx_CLK period. This is as per the SPI protocol.
			Both C2TDELAY and T2CDELAY counters will not have any dependancy on the SPIX_ENA pin value. Even if the SPIX_ENA pin is asserted by the slave, the master will continue to delay the start of SPIX_CLK until the C2TDELAY counter overflows.
			Similarly, even if the <u>SPIx_ENA</u> pin is deasserted by the slave, the master will continue to hold the <u>SPIx_SCS[n]</u> pins active until the T2CDELAY counter overflows. This way, it is assured that the setup/hold times of the <u>SPIx_SCS[n]</u> pins are determined by the delay timers alone. To achieve better throughput, it should be ensured that these two timers are kept at the minimum possible values.



Bit	Field	Value	Description
15-8	T2EDELAY	0-FFh	Transmit-data-finished-to-SPIx_ENA-pin-inactive-time-out. T2EDELAY is used in master mode only. It defines a time-out value as a multiple of SPI clock before the SPIx_ENA signal has to become inactive and after the CS becomes inactive. The SPI clock depends on which data format is selected. If the slave device is missing one or more clock edges, it is becoming desynchronized. Although the master has finished the data transfer the slave is still waiting for the missed clock pulses and the SPIx_ENA signal is not disabled. The T2EDELAY defines a time-out value that triggers the DESYNC flag, if the SPIx_ENA signal is not deactivated in time. The DESYNC flag is set to indicate that the slave device did not deassert its SPIx_ENA pin in time to acknowledge that it has received all the bits of the sent character. The DESYNC flag is also set if the SPI detects a deassertion of the SPIx_ENA pin even before the end of the transmission. See Figure 31.
			The time-out value is calculated as follows: $t_{T2EDELAY} = T2EDELAY/SPIclock$
			Example: SPIclock = 8 Mbit/s; T2EDELAY = 10h; > $t_{T2EDELAY} = 2 \ \mu$ s;
			The slave device has to disable the \overline{SPIx} _ENA signal within 2 μ s; otherwise, the DESYNC flag in SPIFLG is set and an interrupt is asserted if enabled.
7-0	C2EDELAY	0-FFh	Chip-select-active-to-SPIx_ENA-signal-active-time-out. C2EDELAY is used only in master mode and it applies only if the addressed slave generates an SPIx_ENA signal as a hardware handshake response. C2EDELAY defines the maximum time between the SPI activates the chip select signal and the addressed slave has to respond by activating the SPIx_ENA signal. C2EDELAY defines a time-out value as a multiple of SPI clocks. See Figure 32.
			Note: If the slave device is not responding with the SPIx_ENA signal before the time-out value is reached, the TIMEOUT flag in SPIFLG is set and an interrupt is asserted if enabled.
			The timeout value is calculated as follows: $t_{C2EDELAY} = C2EDELAY/SPIclock$
			Example: SPIclock = 8 Mbit/s; C2EDELAY = 30h; $> t_{C2EDELAY} = 6 \mu s;$
			The slave device has to activate the \overline{SPIx} a signal within 6 μ s after the SPI has activated the chip select signal ($\overline{SPIx}SCS[n]$); otherwise, the TIMEOUT flag in SPIFLG is set and an interrupt is asserted if enabled.

Table 24. SPI Delay Register (SPIDELAY) Field Descriptions (continued)











Figure 32. Chip-Select-Active-to-SPIx_ENA-Signal-Active-Timeout



3.17 SPI Default Chip Select Register (SPIDEF)

The SPI default chip select register (SPIDEF) is shown in Figure 33 and described in Table 25.

Figure 33. SPI Default Chip Select Register (SPIDEF)

31				16
	Rese	erved		
	R	-0		
15	8	7		0
Rese	rved		CSDEF[n] ⁽¹⁾	
R-	0		R/W-FFh	
IX IX				

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

(1) Not all devices support multiple slave chip select (SPIx_SCS[n]) I/O pins, see your device-specific data manual for supported pins. If the pins are not available, the corresponding bit is reserved and should be cleared to 0.

Table 25. SPI Default Chip Select Register (SPIDEF) Field Descriptions

Bit	Field	Value	Description	
31-8	Reserved	0	ads return zero and writes have no effect.	
7-0	CSDEF[n]		Chip select default pattern. The CSDEF field defines the state of the the SPIx_SCS[n] pins when no transmissions are performed. The value of the CSDEF field is driven directly on the SPIx_SCS[n] pins. Each bit in the CSDEF field corresponds to an SPIx_SCS[n] pin, for example, CSDEF[0] corresponds to SPIx_SCS[0] (see your device-specific data manual to determine how many SPI pins are available on your device).	
			The state of the chip select pins during a transmission is specified through the CSNR field in the SPI transmit data register (SPIDAT1). The chip select pins can remain in their active state by setting the CSHOLD bit in SPIDAT1 to 1. In slave mode, the CSDEF field should be set to FFh.	
		0	SPIx_SCS[n] pin is driven low.	
		1	SPlx_SCS[n] pin is driven high.	



3.18 SPI Data Format Registers (SPIFMTn)

The SPI data format registers (SPIFMT0, SPIFMT1, SPIFMT2, and SPIFMT3) are shown in Figure 34 and described in Table 26.

		Figure	34. SPI Data I	-ormat Regis	ster (SPIFMTn)		
31	30	29					24
Res	erved			WD	ELAY		
F	R-0			R	/W-0		
23	22	21	20	19	18	17	16
PARPOL	PARENA	WAITENA	SHIFTDIR	Reserved	DISCSTIMERS	POLARITY	PHASE
R/W-0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0
15							8
			PRES	CALE			
			R/V	V-0			
7		5	4				0
	Reserved				CHARLEN		
	R-0				R/W-0		

Figure 34. SPI Data Format Register (SPIFMTn)

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

Table 26. SPI Data Format Register (SPIFMTn) Field Descriptions

Bit	Field	Value	Description
31-30	Reserved	0	Reads return zero and writes have no effect.
29-24	WDELAY	0-3Fh	Delay in between transmissions. Idle time that will be applied at the end of the current transmission if the bit WDEL is set in the current buffer. The delay to be applied is equal to:
			WDELAY × P _{SPI module clock} + 2 × P _{SPI module clock} P _{SPI module clock} -> Period of SPI module clock
23	PARPOL		Parity polarity: even or odd. PARPOL can be modified in privilege mode only.
		0	An even parity flag is added at the end of the transmit data stream.
		1	An odd parity flag is added at the end of the transmit data stream.
22	PARENA		Parity enable.
		0	No parity generation/ verification is performed.
		1	A parity is transmitted at the end of each transmit data stream. At the end of a transfer the parity generator compares the received parity bit with the locally calculated parity flag. If the parity bits do not match the PARERR flag is set in the corresponding control field. The parity type (even or odd) can be selected via the PARPOL bit.
21	WAITENA		The master waits for SPIx_ENA signal from slave. WAITENA is considered in master mode only. In slave mode this bit has no meaning. WAITENA enables a flexible SPI network where slaves with SPIx_ENA signal and slaves without SPIx_ENA signal can be mixed.
		0	The SPI does not wait for the SPIx_ENA signal from the slave and directly starts the transfer.
		1	Before the SPI starts the data transfer it waits for the <u>SPIx_ENA</u> signal to become low. If the <u>SPIx_ENA</u> signal is not pulled down by the addressed slave before the internal time-out counter (C2EDELAY) overflows, then the master aborts the transfer and sets the TIMEOUT error flag.
20	SHIFTDIR		Shift direction.
		0	Most significant bit is shifted out first.
		1	Least significant bit is shifted out first.
19	Reserved	0	Reads return zero and writes have no effect.
18	DISCSTIMERS		Disable chip select timers for this format register. The C2TDELAY and T2CDELAY timers are by default enabled for all the data format registers. Using this bit, these timers can be disabled for a particular data format if not required. When a master is handling multiple slaves, with varied set-up hold requirement, the application can selectively choose to include or not include the chip select delay timers for any slaves.
		0	Both C2TDELAY and T2CDELAY counts are inserted for the chip selects.
		1	No C2TDELAY or T2CDELAY is inserted in the chip select timings.




Bit	Field	Value	Description
17	POLARITY		SPI clock polarity.
		0	SPI clock signal is low-inactive (before and after data transfer the clock signal is low).
		1	SPI clock signal is high-inactive (before and after data transfer the clock signal is high).
16	PHASE		SPI clock delay.
		0	SPI clock signal is not delayed versus the transmit/receive data stream. The first data bit is transmitted with the first clock edge and the first bit is received with the second (inverse) clock edge.
		1	SPI clock signal is delayed by a half SPI clock cycle versus the transmit/receive data stream. The first transmit bit has to output prior to the first clock edge. The master and slave receive the first bit with the first edge.
15-8	PRESCALE	2h-FFh	SPI prescaler. It determines the bit transfer rate if the SPI is the network master and is directly derived from the SPI module clock. If the SPI is configured as slave, PRESCALE needs to be configured to a valid value, but PRESCALE is ignored.
			The clock rate can be calculated as:
			SPI clock frequency = SPI module clock/(PRESCALE + 1)
			Note: PRESCALE values less than 2h are not supported.
7-5	Reserved	0	Reads return zero and writes have no effect.
4-0	CHARLEN	0-1Fh	SPI data word length. Legal values are 2h (data word length = 2 bit) to 10h (data word length = 16). Illegal values, such as 0 or 1Fh are not detected and their effect is indeterminate.

Table 26. SPI Data Format Register (SPIFMTn) Field Descriptions (continued)

3.19 SPI Interrupt Vector Register 1 (INTVEC1)

The SPI interrupt vector register 1 (INTVEC1) is shown in Figure 35 and described in Table 27.

Figure 35. SPI Interrupt Vector Register 1 (INTVEC1)



LEGEND: R = Read only; -n = value after reset

Table 27. SPI Interrupt Vector Register 1 (INTVEC1) Field Descriptions

Bit	Field	Value	Description
31-6	Reserved	0	Reads return zero and writes have no effect.
5-1	INTVECT1	0-1Fh	Interrupt vector for interrupt line INT1. INTVECT1 returns the vector of the pending interrupt at interrupt line INT1. If more than one interrupt is pending, INTVECT1 always references the highest priority interrupt source first. The interrupts available for SPI in the descending order of their priorities are as given below.
			Transmission error Interrupt
			Receive buffer overrun interrupt
			Receive buffer full interrupt
			Transmit buffer empty interrupt
			The INTVECT1 field just reflects the status of SPIFLG in a vectorized format. So, any updates to SPIFLG will automatically reflect in the vector value in this register.
			Vectors for each of these interrupts will be reflected on the INTVECT1 bits, when they occur. Reading the vectors for the receive buffer overrun and receive buffer full interrupts will automatically clear the respective flags in the SPIFLG. Reading the vector register when transmitter empty is indicated does not clear the TXINTFLG in SPIFLG. Writing a new data to SPIDAT0/SPIDAT1 clears the transmitter empty interrupt. On reading the INTVECT1 bits, the vector of the next highest priority interrupt (if any) will be then reflected on the INTVECT1 bits. If two or more interrupts occur simultaneously, the vector for the highest priority interrupt will be reflected on the INTVECT1 bits.
			The following are the SPI interrupt vectors for line INT1:
		0	No interrupt pending
		1h-10h	Reserved
		11h	Error interrupt pending. Refer to lower halfword of SPIINT0 to determine more details about the type of error.
		12h	The pending interrupt is receive buffer full interrupt.
		13h	The pending interrupt is receive buffer overrun interrupt.
		14h	The pending interrupt is transmit buffer empty interrupt.
		15h-1Fh	Reserved
0	Reserved	0	Reads return zero and writes have no effect.



Appendix A Timing Diagrams

This appendix contains timing diagrams illustrating the C2TDELAY, C2EDELAY, T2CDELAY, T2EDELAY, and WDELAY delays and their interaction with the SPIx_SCS[n] and SPIx_ENA pins for all SPI modes.

A.1 SPI 3-Pin Mode

Figure 36 illustrates the WDELAY option in SPI 3-pin master mode. This is the only delay available in this mode. In CASE1, a new transfer is initiated during the WDELAY period and the transfer begins immediately after the WDELAY period ends. In CASE2, while WDELAY has completed, a new transfer will not begin until SPIDAT0/SPIDAT1 have been written with new data.




Figure 36. SPI 3-Pin Master Mode with WDELAY




SPI 4-Pin with SPIx_SCS[n] Mode

A.2 SPI 4-Pin with SPIx_SCS[n] Mode

Figure 37 illustrates the T2CDELAY, WDELAY and C2TDELAY delays in SPI 4-pin with SPIx_SCS[n] master mode. C2EDELAY and T2EDELAY are not available in this mode. All the three delay periods T2CDELAY, WDELAY, and C2TDELAY proceed to completion when enabled.





A.3 SPI 4-Pin with SPIx_ENA Mode

Figure 38 shows the T2EDELAY and WDELAY delays in SPI 4-pin with SPIx_ENA master mode. T2CDELAY, C2TDELAY, and C2EDELAY are not available in this mode.

- In CASE1, the SPIx_ENA is deasserted during the T2EDELAY period. Consequently the T2EDELAY
 period is terminated early (a) and the WDELAY period begins immediately (b) if enabled. The next
 transfer is initiated as soon as the slave asserts SPIx_ENA again.
- In CASE2, the T2EDELAY period (c) completes before the SPIx_ENA is deasserted. As a result the
 DESYNC error is set. However since the SPIx_ENA is deasserted during the WDELAY period (d), the
 master delays the next transfer until the SPIx_ENA is asserted again.
- In CASE3, the T2EDELAY (e) and WDELAY (f) period (if enabled) both expire before the SPIx_ENA
 input is deasserted. The DESYNC error is set at the end of the T2EDELAY period (e). However in this
 case the master begins the next transfer immediately after it is initiated and ignores the SPIx_ENA
 during the transfer even if it is subsequently deasserted.

If the T2EDELAY delay period is disabled then the DESYNC error is not set. The SPI master behavior in this case depends on whether the SPIx_ENA gets deasserted during the WDELAY period (CASE2) or SPIx_ENA gets deasserted after the WDELAY period completes (CASE3).








Figure 38. SPI 4-Pin with SPIx_ENA Mode Demonstrating T2EDELAY and WDELAY







SPI 5-Pin Mode

www.ti.com

A.4 SPI 5-Pin Mode

Figure 39 shows the T2CDELAY, T2EDELAY, and WDELAY delays in SPI 5-pin master mode.

- In CASE1, the SPIx_ENA is deasserted during the T2CDELAY period. However the T2CDELAY period proceeds to completion(a), the T2EDELAY period is skipped (if enabled) and the WDELAY period begins immediately (b) (if enabled). The next transfer is initiated as soon as the slave asserts SPIx_ENA again.
- In CASE2, the SPIx_ENA signal is deasserted by the slave during the T2EDELAY period (d) which begins upon the completion of the T2CDELAY period (c). The deassertion of the SPIx_ENA causes the T2EDELAY period to terminate early and the WDELAY period (e) begins immediately (if enabled) after the T2EDELAY period terminates. The next transfer is initiated as soon as the slave asserts SPIx_ENA again.
- In CASE3, the SPIx_ENA signal is deasserted by the slave during the WDELAY period (h) which begins upon the completion of the T2CDELAY period (f) and T2EDELAY period (g). As a result the DESYNC error is set at the end of the T2EDELAY period (g). However since the SPIx_ENA is deasserted during the WDELAY period (h), the master delays the next transfer until the SPIx_ENA is asserted again.
- In CASE4, the SPIx_ENA signal is not deasserted until after the completion of the T2CDELAY (j), T2EDELAY (k) and WDELAY (m) (if enabled) periods. The DESYNC error is set at the end of the T2EDELAY period (k). However in this case the master begins the next transfer immediately after it is initiated and ignores the SPIx_ENA during the transfer even if it is subsequently deasserted. If the T2EDELAY delay period is disabled then the DESYNC error is not set. The SPI master behavior in this case depends on whether the SPIx_ENA gets deasserted during the T2CDELAY period (CASE1), WDELAY period (CASE3) or after the WDELAY period completes (CASE4). If the slave deasserts the SPIx_ENA signal before the completion of the configured master delays (T2CDELAY, T2EDELAY, WDELAY) then the master delays the next transfer until the slave asserts

(T2CDELAY, T2EDELAY, WDELAY) then the master delays the next transfer until the slave asserts the SPIx_ENA again. However if the slave delays the SPIx_ENA deassertion until after the completion of the configured master delays then the master begins the next transfer immediately after it is initiated and ignores the SPIx_ENA during the transfer even if it is subsequently deasserted.

Figure 40 shows the C2TDELAY and C2EDELAY in SPI 5-pin master mode.

- In CASE1, the SPIx_ENA signal is asserted during the C2TDELAY period (a). However the C2TDELAY period proceeds to completion(a), the C2EDELAY period is skipped (if enabled) and the master begins generating the SPI clock for transmission.
- In CASE2, the SPIx_ENA signal is asserted during the C2EDELAY period (d) which begins upon the completion of C2TDELAY period (c). The assertion of the SPIx_ENA causes the C2EDELAY period to terminate early and the master begins generating the SPI clock for transmission.
- In CASE3, the SPIx_ENA signal is not asserted until after the completion of the C2TDELAY (f) and C2EDELAY (g) periods. The TIMEOUT error is set at the end of the C2EDELAY period (g). The master deasserts the SPIx_SCS[n] signal immediately and clears the current transmit request.

If the C2EDELAY delay period is disabled then the SPI master behavior depends on whether the SPIx_ENA gets asserted during the C2TDELAY period (CASE1) or after the C2TDELAY period completes (CASE2). In latter case there is no limit on how long the master will wait for the slave to respond with SPIx_ENA asserted and hence there is no limit on period 'd' shown in CASE2. Thus when C2EDELAY period is disabled the TIMEOUT error is not set.




Figure 39. SPI 5-Pin Mode Demonstrating T2CDELAY, T2EDELAY, and WDELAY



SPI 5-Pin Mode

Figure 40. SPI 5-Pin Mode Demonstrating C2TDELAY and C2EDELAY (C2TDELAY) Case 1 SPIx_CLK (Pol=0 Ph=0) SPIx_CLK (Pol=0 Ph=1) SPIx_CLK (Pol=1 Ph=0) SPIx_CLK (Pol=1 Ph=1) SPIx_SCS[n] SPIx_ENA Deasserted С d Case 2 (C2TDELAY) (<C2EDELAY) SPIx_CLK (Pol=0 Ph=0) SPIx_CLK (Pol=0 Ph=1) SPIx_CLK (Pol=1 Ph=0) SPIx_CLK (Pol=1 Ph=1) SPIx_SCS[n] SPIx_ENA Deasserted Timeout error set (C2EDELAY) .f. Case 3 (C2TDELAY) SPIx_CLK (Pol=0 Ph=0) SPIx_CLK (Pol=0 Ph=1) SPIx_CLK (Pol=1 Ph=0) SPIx_CLK (Pol=1 Ph=1) SPIx_SCS[n] SPIx_ENA Deasserted Deasserted



Appendix B Revision History

Table 28 lists the changes made since the previous version of this document.

Table 28. Document Revision History

Reference	Additions/Modifications/Deletions
Section 1.2	Changed third bullet in second paragraph.
Table 26	Changed Description of PRESCALE bit.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated