

CPE/EE 421 Microcomputers


WEEK #10

Interpreting the Timing Diagram


The 68000 Read Cycle

Timing Diagram of a Simple Flip-Flop


Idealized form of the timing diagram **理想形式的时序图**




Actual behavior of a D flip-flop **实际的D触发器的动作**



General form of the timing diagram **通常形式的时序图**



An alternative form of the timing diagram **另一种形式的时序图**




The Clock

- A microprocessor requires a clock that provides a stream of timing pulses to control its internal operations 微处理器需要一个时钟来提供控制其内部操作的时间脉冲流
- A 68000 memory access takes a minimum of eight clock states numbered from clock state S0 to clock state S7 68000存储器存取采用最少8种时钟状态，标号为状态S0到S7



Alan Clements

5



Alan Clements


6




Address Timing 时钟

- We are interested in **when** the 68000 generates a new address for use in the current memory access 我们对68000什么时候形成使用当前存储器存取地址很感兴趣
- The next slide shows the relationship between the new address and the state of the 68000's clock 下一步表明了新地址和68000的时钟状态的关系


Alan Clements






Address Timing

- Let's look at the sequence of events that govern the timing of the address bus 我们看一系列控制地址总线时序的实例
- The "old" address is removed in state S0 在S0状态，旧地址被清除
- The address bus is floated for a short time, and the CPU puts out a new address in state S1 在S1状态，地址总线浮空一段时间，CPU输出新地址




Alan Clements

13





Alan Clements

14



Address and Address Strobe 地址和地址选通脉冲


- We are interested in the relationship between the time at which the address is valid and the time at which the address strobe, AS*, is asserted
- When AS* is *active-low* it indicates that the address is valid 当AS*由高变低，表明地址有效
- We now look at the timing of the clock, the address, and the address strobe



The Data Strobes 数据选通

- The 68000 has two data strobes LDS* and UDS*. These select the lower byte or the upper byte of a word during a memory access 68000有两个数据选通信号 LDS*和 UDS*。在存取期间，他们用来选择低/高字节
- To keep things simple, we will use a single data strobe, DS* 简化起见，我们用一个数据选通信号 DS*
- The timing of DS* in a read cycle is the same as the address strobe, AS* 在读周期，DS*和 AS*时序一样

Alan Clements




Alan Clements

The Data Bus

- During a read cycle the memory provides the CPU with data 在读周期，存储器为CPU提供数据
- The next slide shows the data bus and the timing of the data signal 下一步显示了数据总线和数据信号的时序
- Note that valid data does not appear on the data bus until near the end of the read cycle 注意有效信号直到接近读周期的末尾才出现在数据总线上

Alan Clements

21



Alan Clements


22

Analyzing the Timing Diagram 分析时序图

- We are going to redraw the timing diagram to remove clutter 凌乱
- We aren't interested in the signal paths themselves, only in the relationship between the signals 我们对信路本身不感兴趣，只对信号间的关系感兴趣


Alan Clements

23




Alan Clements

24



The earliest time at which the memory can begin to access data is measured from the point at which the address is first valid

存储器最初开始接受数据到地址开始有效的时间测量值为 t_{acc}




Calculating the Access Time



- We need to calculate the memory's access time
- By knowing the access time, we can use the appropriate memory component 知道了接受时间，我们就能使用最优的存储器件
- Equally, if we select a given memory component, we can calculate whether its access time is adequate for a particular system 一般地，如果我们选择了一个存储器件，我们能算出它的接受时间是否适合特定系统



Alan Clements


27



28








在S0 下降沿与S6的下降沿间
有3个时钟周期

33



Timing Example

- 68000 clock 8 MHz $t_{\text{CYC}} = 125 \text{ ns}$
- 68000 CPU $t_{\text{CLAV}} = 70 \text{ ns}$
- 68000 CPU $t_{\text{DICL}} = 15 \text{ ns}$
- What is the minimum t_{acc} ?
- $3 t_{\text{CYC}} = t_{\text{CLAV}} + t_{\text{acc}} + t_{\text{DICL}}$
- $375 = 70 + t_{\text{acc}} + 15$
- $t_{\text{acc}} = 290 \text{ ns}$