

K	D	1	2	K	D
K	D3	3	4	K	D4
K	D5	5	6	K	D6
K	D7	7	8	K	D8
K	D9	9	10	K	D10
K	D11	11	12	K	D12
K	D13	13	14	K	D14
K	D15	15	16	K	D16
K	D17	17	18	K	D18
K	D19	19	20	K	D20
K	D21	21	22	K	D22
K	D23	23	24	K	D24
K	D25	25	26	K	D26
K	D27	27	28	K	D28
K	D29	29	30	K	D30
K	D31	31	32	K	D32
K	D33	33	34	K	D34
K	D35	35	36	K	D36

Header 18x2

Title	Number	Revision
A2		
Date:	2010-12-29	Sheet 4
File:	E:\COURNO Winter_2010_MONO_FPGA\PCB\PCB.dwg	

A

A

B





B

C

C

D

D



Title		
Size	Number	Revision
A4		
Date:	2010-12-29	Sheet of
File:	E:\OURDSO_Winter_2010_MONO\LCD\LCD_Sch.Doc	

