



# SMDK2450 Evaluation Board for S3C2450X


1. PCB Revision	Date	Description
Rev 0.0	2007. 11. 22	Preliminary Version
Rev 0.1	2008. 2. 21	Modified in Cam/LCD(ref Red Circle/Rectangle)
Rev 0.2	2008. 4. 07	Modified in CLK/Buffers/USB/PMIC/LCD/Audio/Connectors/ETC.(ref Red/Blue Circle/Rectangle)
	2008. 5. 14	Modified in B0D. UART/IrDA(ref Red Circle)
	2008. 5. 29	Modified in C05. Memory(OneNand)/JTAG/CLK(ref Green Rectangle)
	2008. 6. 30	Modified in C06. Buffers(SROM IF), C0A. B2B Connector(CPU) (ref Red Circle)
	2008. 7. 02	Modified in C08. CPU B'D Power(ARM, INT) (ref Red Circle)

2. Table of Contents	3. Part Reference																																																									
<p><b>CPU Board</b></p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Page</th> <th style="text-align: left;">Function</th> </tr> </thead> <tbody> <tr><td>01</td><td>S3C2450(Addr/Data)</td></tr> <tr><td>02</td><td>S3C2450(Camera/LCD..)</td></tr> <tr><td>03</td><td>S3C2450(Power)</td></tr> <tr><td>04</td><td>Memory(mSDR,mDDR,DDR2)</td></tr> <tr><td>05</td><td>Memory(OneNand)/JTAG/CLK</td></tr> <tr><td>06</td><td>Buffers(SROM IF)</td></tr> <tr><td>07</td><td>USB/HS_MMC/HS_SPI</td></tr> <tr><td>08</td><td>CPU B/D Power(ARM, INT)</td></tr> <tr><td>09</td><td>CPU B/D Power(Alive, I/O)</td></tr> <tr><td>0A</td><td>Board to Board Connector (CPU)</td></tr> <tr><td>0B</td><td>PMIC ROWS A-D</td></tr> <tr><td>0C</td><td>PMIC ROWS E-K</td></tr> </tbody> </table> <p><b>Base Board</b></p> <table style="width: 100%; border-collapse: collapse;"> <tbody> <tr><td>01</td><td>NOR/SRAM/NAND/CONFIG</td></tr> <tr><td>02</td><td>CF+/External Bus IF</td></tr> <tr><td>03</td><td>Ethernet Controller(CS8900)</td></tr> <tr><td>04</td><td>Ethernet Controller(LAN91C115)</td></tr> <tr><td>05</td><td>LCD General/SPI/ADC</td></tr> <tr><td>06</td><td>LCD:TFT RGB Parallel</td></tr> <tr><td>07</td><td>LCD:TFT RGB Serial/CPU</td></tr> <tr><td>08</td><td>Camera IF/I2C</td></tr> <tr><td>09</td><td>Audio(Demux&amp;Conn)</td></tr> <tr><td>0A</td><td>Audio(AC97&amp;Power)</td></tr> <tr><td>0B</td><td>Audio(I2S 5.1ch/I2S&amp;PCM)</td></tr> <tr><td>0C</td><td>UART/IrDA</td></tr> <tr><td>0D</td><td>External I/O</td></tr> <tr><td>0E</td><td>Base B/D Power</td></tr> <tr><td>0F</td><td>Board to Board Connector (Base)</td></tr> </tbody> </table> <p><b>Ext. OneNand</b></p>	Page	Function	01	S3C2450(Addr/Data)	02	S3C2450(Camera/LCD..)	03	S3C2450(Power)	04	Memory(mSDR,mDDR,DDR2)	05	Memory(OneNand)/JTAG/CLK	06	Buffers(SROM IF)	07	USB/HS_MMC/HS_SPI	08	CPU B/D Power(ARM, INT)	09	CPU B/D Power(Alive, I/O)	0A	Board to Board Connector (CPU)	0B	PMIC ROWS A-D	0C	PMIC ROWS E-K	01	NOR/SRAM/NAND/CONFIG	02	CF+/External Bus IF	03	Ethernet Controller(CS8900)	04	Ethernet Controller(LAN91C115)	05	LCD General/SPI/ADC	06	LCD:TFT RGB Parallel	07	LCD:TFT RGB Serial/CPU	08	Camera IF/I2C	09	Audio(Demux&Conn)	0A	Audio(AC97&Power)	0B	Audio(I2S 5.1ch/I2S&PCM)	0C	UART/IrDA	0D	External I/O	0E	Base B/D Power	0F	Board to Board Connector (Base)	<p>&lt;Component&gt;&lt;Number&gt;</p> <p>U - COMPONENT IC &amp; REGURATOR IC</p> <p>C - CAPACITOR</p> <p>CT- TANTAL CAPACITOR</p> <p>R - RESISTER</p> <p>RP - RESISTOR PACK</p> <p>VR - VARIABLE RESISTER</p> <p>J - JUMPER</p> <p>L - INDUCTOR</p> <p>F - FERRITE BEAD</p> <p>Y - OSCILLATOR</p> <p>X - CRYSTAL</p> <p>Q - TRANSISTOR/FET</p> <p>D - DIODE</p> <p>SW - TACT/PUSH SWITCH</p> <p>CON - CONNECTOR</p> <p>CFG - DIP SWITCH</p>	
Page	Function																																																									
01	S3C2450(Addr/Data)																																																									
02	S3C2450(Camera/LCD..)																																																									
03	S3C2450(Power)																																																									
04	Memory(mSDR,mDDR,DDR2)																																																									
05	Memory(OneNand)/JTAG/CLK																																																									
06	Buffers(SROM IF)																																																									
07	USB/HS_MMC/HS_SPI																																																									
08	CPU B/D Power(ARM, INT)																																																									
09	CPU B/D Power(Alive, I/O)																																																									
0A	Board to Board Connector (CPU)																																																									
0B	PMIC ROWS A-D																																																									
0C	PMIC ROWS E-K																																																									
01	NOR/SRAM/NAND/CONFIG																																																									
02	CF+/External Bus IF																																																									
03	Ethernet Controller(CS8900)																																																									
04	Ethernet Controller(LAN91C115)																																																									
05	LCD General/SPI/ADC																																																									
06	LCD:TFT RGB Parallel																																																									
07	LCD:TFT RGB Serial/CPU																																																									
08	Camera IF/I2C																																																									
09	Audio(Demux&Conn)																																																									
0A	Audio(AC97&Power)																																																									
0B	Audio(I2S 5.1ch/I2S&PCM)																																																									
0C	UART/IrDA																																																									
0D	External I/O																																																									
0E	Base B/D Power																																																									
0F	Board to Board Connector (Base)																																																									











RGB Parallel	RGB Serial	RGB CPU
- VD[23:16] = Red	- VD[23:16] = 1st Red	-
- VD[15: 8] = Green	= 2nd Green	VD[17:0]
- VD[ 7: 0] = Blue	= 3rd Blue	= R/G/B





<Silk>






CFG6	SDO only (Def.)	use I2S1/PCMI
[1-4]	OFF	ON
[5]	OFF	ON
[6]	ON	OFF













CFG4		
100010(D)	010100	001100
mSDR	mDDR	DDR2



Just Only PADS on Lines








CFG1:CS0	One NAND& SROM I/F
1:OFF, 2:ON	Base B'd
1:ON, 2:OFF	Ext. OneNAND

<Silk>

CFG2	[5]	[5] : ON & [4] : OFF		OFF	
	[4]	OneNAND/ROM		NAND/iROM/Security	
[3]	OFF	OFF	ON	page 4KB	ON
	ON	Muxed OneNAND	ROM / Demuxed OneNAND	page 2KB	Normal
[2]	OFF	8 bit		ADDR4	ADDR3
	ON	16 bit		ADDR5	ADDR4
[1]	OFF	XTiPLL (MPLL/UPLL)		OFF Security eFUSE	
	ON	EXTCLK (MPLL/UPLL)		128	







CFG7 : Type	Page	Addr Cyc	[1]	[2]	[3]
MMC(Movi/iNand)	-	-	0	0	0
Reserved	-	-	1	0	0
Nand	512	3	0	1	0
		4	1	1	0
	2048	4	0	0	1
	4096	5	0	1	1




CFG3	
0110(D)	1001
Crystal	OSC

Clocks





"Silk" setting




<b>SAMSUNG ELECTRONICS CO.,LTD</b>		
Title SMDK2450 (S3C2450 Evaluation Board)		
Size A3	Document Number BUFFERS(SROM IF)	Rev 0.0
Date: Wednesday, July 02, 2008	Sheet 7	of 13




DN and DP should be routed evenly




For USB Clock





USB HOST



For HS-SPI test



SDDATA & CLK path must be same length and route






SDDATA & CLK path must be same length and route

4bit only <Silk>


<b>SAMSUNG ELECTRONICS CO.,LTD</b>		
Title: SMDK2450 (S3C2450 Evaluation Board)		
Size: A3	Document Number: USB/HS_MMC/HS_SPI	Rev: 0.0
Date: Wednesday, July 02, 2008	Sheet: 8	of 13















OP3 power	OP3(1.8V)	IO(3.3V)
J23	2-3	1-2 (Def.)







<b>SAMSUNG ELECTRONICS CO., LTD</b>		
Title SMDK2450 (S3C2450 Evaluation Board)		
Size A3	Document Number COA. B2B Connector(CPU)	Rev 0.0
Date: Wednesday, July 02, 2008	Sheet 11	of 13






<b>SAMSUNG ELECTRONICS CO.,LTD</b>		
Title SMDK2450 (S3C2450 Evaluation Board)		
Size B	Document Number PMIC ROWS A-D	Rev 0.2
Date: Wednesday, July 02, 2008	Sheet 12 of 13	



**AMD Flash Memory (SOCKET)**




**SRAM**






S3C2450  
Addition : NAND CS1 & RnB1



S3C2450  
Addition : NAND CS1  
SW(To Select Ethernet or Additional Nand CS)

**NAND Flash memory (SOCKET)**










**XD PICTURE CARD**






-Caution-  
Connecting with  
External Keyboard B/D  
& External Strata B/D



SAMSUNG ELECTRONICS CO., LTD		
Title SMDK2450 (S3C2450 Evaluation Board)		
Size A3	Document Number External Bus connector & CF interface	Rev 0.1
Date: Tuesday, April 08, 2008	Sheet 2	of 16



<b>SAMSUNG ELECTRONICS CO., LTD</b>		
Title SMDK2443 (S3C2443 Evaluation Board)		
Size A3	Document Number Ethernet Controller(CS8900)	Rev 0.1
Date: Tuesday, April 08, 2008	Sheet 3	of 16



TP20 have to located near by B\_ADDR6 like B\_ADDR7.

1,2,3,16 B\_ADDR[25:0]

1,2,3,16 B\_DATA[15:0]

2,3,16 nRSTOUT

1,2,3,16 B\_nROE

1,2,3,16 B\_nRWE

1 nCS\_LAN91C115

3,16 IRQ\_LAN

PME

SPD\_SEL

FIFO\_SEL

IRQ LAN 3,16

PME

SPD\_SEL

FIFO\_SEL

IRQ LAN 3,16

PME

SPD\_SEL

FIFO\_SEL

IRQ LAN 3,16

PME

SPD\_SEL

FIFO\_SEL

IRQ LAN 3,16





PME








SPD\_SEL





FIFO\_SEL

IRQ LAN 3,16

PME









LVT350QV  
RGB/QVGA (3.5") 24-bpp


LTE480WE  
RGB/WVGA (4.8") 24-bpp  
- Default




RGB 18bit Parallel: VD[23:18] = LCD DAT[17:12]  
6bit Serial: VD[23:18] = LCD DAT[5:0]






Samsung LCD LTS222QV(1.7V~3.3V)  
RGB serial/CPU QVGA(2.2")  
18-bpp



RGB serial /  
CPU Main  
LCD  
CON13










Only CPU Sub  
LCD  
CON14




<Silk>

LCD IF	1-2	2-3
J5	RGB Serial IF	CPU IF (Main/Sub)

### Camera Interface




### Audio port0



Each signals should have same routing length

Each signals should have same routing length

Each signals should have same routing length(except pcm0\_ext\_clk)



<silks>

Port 0	Enable		Select		
	CFG5 [1]	[2]	[3]	[6]	
I2S0 (Def)		OFF	X	X	
AC97 (Def.)	OFF	ON	OFF	X	
PCM0		ON	ON	ON	(8753)
Disable	ON			X	


  

Port 1	Enable		Select	
	CFG5 [4]	[5]	[6]	
IIS1* (Def)	OFF	OFF	X	
PCM1*	OFF	ON	OFF	(8753)
Disable	ON		X	

\* set CFG6 switch of CPU b'd


<Pcm0/1 select>

### Audio port1




Each signals should have same routing length

Each signals should have same routing length(except pcm0\_ext\_clk)



Each signals should have same routing length(except pcm0\_ext\_clk)


### Loopback



Pcm0/1 are verified by 8753 codec(default) but can be verified by 9714(sw setting is needed)

<i2s cdclk select/codec operating clk supply>

Audio port0




<Silk>






I2S0 cdclk path select			
CFG 7	[1]	[2]	
I2S0 Master(Def.)	OFF	ON	
I2S0 Slave	OFF	OFF	
I2S0 Master External clock	ON	ON*	

On\* : without crystal to codec  
off : codec pll clock  
with crystal  
(sw setting is needed)


<External Clock select part>



Ext. Clk Sel.	CFG10 To.	CFG11 From
[1]	I2S0	OSC1 36.864MHz
[2]	PCM0	OSC2 16.9344MHz
[3]	I2S1	8580PLL
[4]	PCM1	8753PLL
		All Off (Default)




Audio port1





In case of AP Slave\* (Codec Master)  
EPLLRef(12MHz) -> Codec  
- minimum clock,  
- epll limitation free solution

I2S1 cdclk path select/codec pll clock supply				
CFG 8	[1]	[2]	[3]	
I2S1 Master(Def. / Slave*)	OFF	ON	OFF	
PCM Master	OFF	OFF	ON	
I2S1 Master External clock	ON	OFF	ON	




<mic bias part>




single-ended micbias supplied from codec chip.  
mic bias = AVDD \* 0.9 = 2.97V  
or AVDD \* 0.75 = 2.475V  
codec chip micbias enable setting is needed

<Silk>


CFG12	Mic bias source
[1]	VTG div. (Def.)
[2]	8753 Codec
[3]	9714 Codec



Adopted from 6400/2450 io b'd  
 - modified library as datasheet  
 - removed capacitors as reference





CT19~24, 30~32 should be placed as close as to the codec chip





<b>SAMSUNG ELECTRONICS CO., LTD</b>		
Title: SMDK2450 (S3C2450 Evaluation Board)		
Size: A3	Document Number: AC97&Power	Rev: 0.1
Date: Tuesday, April 08, 2008	Sheet: 11	of: 16







<b>SAMSUNG ELECTRONICS CO., LTD</b>		
Title SMDK2450 (S3C2450 Evaluation Board)		
Size A3	Document Number I2S 5.1ch/I2S&PCM	Rev 0.1
Date: Tuesday, April 08, 2008	Sheet 12	of 16




added for loopback/b'd to b'd test






EINTF12 /GP4 (output) -DTR0  
CLKOUT0/GPH13 (input) -DSR0

S - L : B1 port,  
H : B2 port  
OE - L : Output enable  
H : all disconnect





COM2 port  
CFG3 Control

Func (CFG9)	PIN1	PIN2	PIN3
UART1	OFF	X	X
UART2	ON	OFF	OFF
UART3	ON	ON	X
IrDA (U2)	X	ON	ON






SIR mode only







External I/O





<b>SAMSUNG ELECTRONICS CO., LTD</b>		
Title SMDK2450 (S3C2450 Evaluation Board)		
Size A3	Document Number External I/O	Rev 0.1
Date: Tuesday, April 08, 2008	Sheet 14	of 16



for audio codec power, pulling current near from the power source



<b>SAMSUNG ELECTRONICS CO., LTD</b>		
Title SMDK2450 (S3C2450 Evaluation Board)		
Size A3	Document Number Base board Power & LED	Rev 0.1
Date: Tuesday, April 08, 2008	Sheet 15	of 16



Place TPs to each corner

