



The Embedded USB JTAG Download circuit on this page is for reference only!
 This circuit should not be designed into an end customer product or solution.
 Xilinx will not provide support on this embedded USB JTAG Download circuit.

USB CONNECTOR




NOTE: EMBEDDED VERSION IS NOT BUS POWERED




PART_NUMBER=CY7C68013A

VCCINT VCC3V3:1,16,20,33,38
 VCC3V3:49,53,66,78,85
 GND:65,75,84,99
 GND:2,19,21,39,48,50

USB CONTROLLER



PARALLEL TO SERIAL CONVERTER




VCCINT VCC1V8:26,57
 VCC1V8 VCC3V3:5
 VCC101 VCC3V3:20,38,51
 VCC102 VCC3V3:88,98
 GND:21,25,31,62
 GND:69,75,84,100

PARALLEL TO SERIAL CONVERTER

NOTE:
 MAKE PARALLEL CONNECTIONS TO J1 (OPTION B) AT EACH OF THE NETS MARKED TO FACILITATE FASTER IN-CIRCUIT RE-PROGRAMMING OF THE CPLD DURING BOARD TEST.
 J1 DOES NOT NEED TO BE POPULATED DURING PRODUCTION, BUT THE ASSEMBLY FOOTPRINT IS RECOMMENDED FOR THE PWB LAYOUT.

TARGET INTERFACE CONNECTIONS	
FROM	TO JTAG
FPGA_TCK	TCK ALL DEVICES
FPGA_TMS	TMS ALL DEVICES
USB_HEADER_TDI	FIRST DEVICE TDI
JTAG_TDO	LAST DEVICE TDO
EMBEDDED_INIT	NO CONNECTION



3.3V INTERFACE TO LOCAL JTAG OR SLAVE-SERIAL DEVICE CHAIN. FOR LONG CHAINS OR TRACES, DISTRIBUTE EMBEDDED_TCK AND EMBEDDED_TMS WITH LVDS BUFFERS.

LEGEND:

- OPTIONAL NETS ROUTED IN PARALLEL TO LOCAL 2MM CABEL CONNECTOR J1.
- COMPONENTS TO BE LOADED FOR THE PRODUCTION ASSEMBLY VERSION ONLY.
- OPTIONAL COMPONENTS THAT SUPPORT DEBUG AND/OR DIAGNOSTICS.

Embedded USB JTAG: USB Controller, CPLD

Drawing Number: 0381242	
Date: 14-JUNE-2006	Ver: C
Sheet Size: D	Rev: 01
Sheet 14 of 16	Drawn By SCHWEIGLER

