

SSD1329

Advance Information

**128 x 128 OLED Segment / Common Driver with Controller
Equips with 16 Gray Scale Levels and 64 Hard Icon Lines**

This document contains information on a new product. Specifications and information herein are subject to change without notice.

<http://www.solomon-systech.com>

SSD1329

Rev 1.1

P 1/58

Dec 2005

Copyright © 2005 Solomon Systech Limited



CONTENTS

1	GENERAL DESCRIPTION	6
2	FEATURES	6
3	ORDERING INFORMATION	6
4	BLOCK DIAGRAM	7
5	DIE PAD FLOOR PLAN	8
6	PIN ARRANGEMENT	12
6.1	SSD1329U1 PIN ASSIGNMENT	12
7	PIN DESCRIPTIONS	14
8	FUNCTIONAL BLOCK DESCRIPTIONS	16
8.1	MPU INTERFACE SELECTION	16
8.1.1	MPU Parallel 6800-series Interface.....	16
8.1.2	MPU Parallel 8080-series Interface.....	17
8.1.3	MPU Serial Interface.....	18
8.2	SEGMENT DRIVERS/COMMON DRIVERS.....	19
8.3	OSCILLATOR CIRCUIT AND DISPLAY TIME GENERATOR.....	22
8.4	COMMAND DECODER AND COMMAND INTERFACE.....	23
8.5	RESET CIRCUIT	23
8.6	CURRENT CONTROL AND VOLTAGE CONTROL	23
8.7	HARD ICONS COLUMN AND ROW DRIVERS.....	23
8.8	DC-DC CONVERTER FOR HARD ICONS	23
8.9	GRAY SCALE DECODER.....	23
8.10	GRAPHIC DISPLAY DATA RAM (GDDRAM).....	24
9	COMMAND TABLE	27
9.1	DATA READ / WRITE	33
10	COMMAND DESCRIPTIONS	34
10.1	SET COLUMN ADDRESS (15H).....	34
10.2	SET ROW ADDRESS (75H).....	34
10.3	SET CONTRAST CURRENT (81H)	35
10.4	SET SECOND PRE-CHARGE SPEED (82H)	35
10.5	SET MASTER ICON CONTROL (90H).....	35
10.6	SET ICON CURRENT RANGE (91H)	35
10.7	SET INDIVIDUAL ICON CURRENT (92H).....	36
10.8	SET INDIVIDUAL ICON ON / OFF REGISTERS (93H).....	36
10.9	SET ICON ON / OFF REGISTERS (94H).....	36
10.10	SET ICON BLINKING CYCLE (95H)	36
10.11	SET ICON DUTY (96H)	36
10.12	SET RE-MAP(A0H)	36
10.13	SET DISPLAY START LINE (A1H)	39
10.14	SET DISPLAY OFFSET (A2H)	40
10.15	SET DISPLAY MODE (A4H ~ A7H)	41
10.16	SET MUX RATIO (A8H).....	42
10.17	SET SLEEP MODE ON/OFF (AEH / AFH).....	42
10.18	SET PHASE LENGTH (B1H).....	42
10.19	SET FRAME FREQUENCY (B2H)	42
10.20	SET FRONT CLOCK DIVIDER / OSCILLATOR FREQUENCY (B3H)	42
10.21	SET DEFAULT GRAY SCALE TABLE (B7H).....	42

10.22	LOOK UP TABLE FOR GRAY SCALE PULSE WIDTH (B8H).....	42
10.23	SET SECOND PRE-CHARGE PERIOD (BBH).....	43
10.24	SET FIRST PRE-CHARGE VOLTAGE, V_p (BCH).....	43
10.25	SET V_{COMH} (BEH).....	43
10.26	NO OPERATION (E3H).....	43
10.27	SET COMMAND LOCK (FDH).....	43
11	MAXIMUM RATINGS.....	44
12	DC CHARACTERISTICS.....	45
13	AC CHARACTERISTICS.....	47
14	APPLICATION EXAMPLES.....	51
15	PACKAGE INFORMATION.....	55
15.1	SSD1329Z DIE TRAY INFORMATION.....	55
15.2	SSD1329U1 DETAIL DIMENSION.....	56

TABLES

TABLE 3-1 : ORDERING INFORMATION	6
TABLE 5-1 : SSD1329Z BUMP DIE PAD COORDINATES.....	10
TABLE 6-1 : SSD1329U1 PIN ASSIGNMENT TABLE	13
TABLE 7-1 : PIN DESCRIPTIONS	14
TABLE 7-2 : MCU BUS INTERFACE PIN SELECTION.....	15
TABLE 8-1 : CONTROL PINS OF 6800 INTERFACE	16
TABLE 8-2 : CONTROL PINS OF 8080 INTERFACE	17
TABLE 8-3 : CONTROL PINS OF 8080 INTERFACE (ALTERNATIVE FORM)	17
TABLE 8-4 : CONTROL PINS OF SERIAL INTERFACE.....	18
TABLE 8-5 : GDDRAM ADDRESS MAP 1	24
TABLE 8-6 : GDDRAM ADDRESS MAP 2	24
TABLE 8-7 : GDDRAM ADDRESS MAP 3	25
TABLE 8-8 : GDDRAM ADDRESS MAP 4	25
TABLE 8-9 : GDDRAM ADDRESS MAP 5	26
TABLE 9-1 : COMMAND TABLE	27
TABLE 9-2 : READ COMMAND TABLE.....	33
TABLE 9-3 : ADDRESS INCREMENT TABLE (AUTOMATIC).....	33
TABLE 11-1 : MAXIMUM RATINGS (VOLTAGE REFERENCED TO V_{SS})	44
TABLE 12-1 : DC CHARACTERISTICS	45
TABLE 13-1 : AC CHARACTERISTICS	47
TABLE 13-2 : 6800-SERIES MPU PARALLEL INTERFACE TIMING CHARACTERISTICS	48
TABLE 13-3 : 8080-SERIES MPU PARALLEL INTERFACE TIMING CHARACTERISTICS	49
TABLE 13-4 : SERIAL INTERFACE TIMING CHARACTERISTICS	50

FIGURES

FIGURE 4-1 : SSD1329 BLOCK DIAGRAM	7
FIGURE 5-1 : SSD1329Z DIE DRAWING	8
FIGURE 5-2 : SSD1329Z ALIGNMENT MARK DIMENSIONS	9
FIGURE 6-1 : SSD1329U1 PIN ASSIGNMENT	12
FIGURE 8-1 : DATA READ BACK PROCEDURE - INSERTION OF DUMMY READ	16
FIGURE 8-2 : DISPLAY DATA READ BACK PROCEDURE - INSERTION OF DUMMY READ.....	17
FIGURE 8-3 : DISPLAY DATA WRITE PROCEDURE IN SPI MODE.....	18
FIGURE 8-4 : SEGMENT AND COMMON DRIVER BLOCK DIAGRAM.....	19
FIGURE 8-5 : SEGMENT AND COMMON DRIVER SIGNAL WAVEFORM	20
FIGURE 8-6: GRAY SCALE CONTROL BY PWM IN SEGMENT.....	21
FIGURE 8-7 : OSCILLATOR CIRCUIT AND DISPLAY TIME GENERATOR	22
FIGURE 10-1 : EXAMPLE OF COLUMN AND ROW ADDRESS POINTER MOVEMENT	34
FIGURE 10-2 : EXAMPLE OF SEGMENT CURRENT VERSUS CONTRAST SETTING.....	35
FIGURE 10-3 : EFFECT OF SETTING THE SECOND PRE-CHARGE UNDER DIFFERENT SPEEDS.....	35
FIGURE 10-4 : ADDRESS POINTER MOVEMENT OF HORIZONTAL ADDRESS INCREMENT MODE....	37
FIGURE 10-5 : ADDRESS POINTER MOVEMENT OF VERTICAL ADDRESS INCREMENT MODE.....	37
FIGURE 10-6 : OUTPUT PIN ASSIGNMENT WHEN COMMAND A0H BIT A[6]=0.	37
FIGURE 10-7 : OUTPUT PIN ASSIGNMENT WHEN COMMAND A0H BIT A[6]=1.	38
FIGURE 10-8 : EXAMPLE OF SET DISPLAY START LINE WITH NO REMAPPING	39
FIGURE 10-9 : EXAMPLE OF SET DISPLAY OFFSET WITH NO REMAPPING.....	40
FIGURE 10-10 : EXAMPLE OF NORMAL DISPLAY	41
FIGURE 10-11 : EXAMPLE OF ENTIRE DISPLAY ON.....	41
FIGURE 10-12 : EXAMPLE OF ENTIRE DISPLAY OFF.....	41
FIGURE 10-13 : EXAMPLE OF INVERSE DISPLAY.....	41
FIGURE 10-14 : EXAMPLE OF GAMMA CORRECTION BY GRAY SCALE TABLE SETTING.....	43
FIGURE 13-1: 6800-SERIES MPU PARALLEL INTERFACE CHARACTERISTICS	48
FIGURE 13-2 : 8080-SERIES MPU PARALLEL INTERFACE CHARACTERISTICS	49
FIGURE 13-3 : SERIAL INTERFACE CHARACTERISTICS	50
FIGURE 14-1 : APPLICATION EXAMPLE FOR SSD1329 8-BIT 6800-PARALLEL INTERFACE MODE ..	51
FIGURE 14-2 : APPLICATION EXAMPLE FOR SSD1329 8-BIT 8080-PARALLEL INTERFACE MODE ..	52
FIGURE 14-3 : APPLICATION EXAMPLE FOR SSD1329 8-BIT SPI-SERIAL INTERFACE MODE	53
FIGURE 14-4 : APPLICATION EXAMPLE FOR SSD1329 WHEN HARD ICONS ARE NOT USED.	54
FIGURE 15-1 : DIE TRAY INFORMATION	55
FIGURE 15-2 : SSD1329U1 DETAIL DIMENSION	56

1 GENERAL DESCRIPTION

SSD1329 is a single-chip CMOS OLED/PLED driver with controller for 16 gray scale levels organic / polymer light emitting diode dot-matrix graphic display system. SSD1329 consists of 128 segments, 128 commons and 64 hard icons. This IC is designed for Common Cathode type OLED / PLED panel.

SSD1329 displays data directly from its internal 128 x 128 x 4 bits Graphic Data RAM (GDDRAM). Data/Commands are sent from general MCU through the hardware selectable 6800/8000 series compatible Parallel Interface or Serial Peripheral Interface.

2 FEATURES

- Support max. 128 x 128 matrix panel
- Support 64 hard icons, 2 icon rows with 2 pins for each row
- Power supply: $V_{DD} = 2.4 \sim 3.5V$
 $V_{CI} = 3.2 \sim 4.2V$
 $V_{DDIO} = 1.7V \sim 3.5V$ (must be smaller than or equal to V_{DD})
 $V_{CC} = 9.0V \sim 18.0V$
- For matrix display:
 - OLED driving output voltage, 16V maximum
 - Can output maximum segment source current: 350uA
 - Common maximum sink current: 40mA
 - Common R_{on} resistance: 20Ω
- For hard icons:
 - Segment maximum source current: 127.5uA
 - 128 steps current control
- DC-DC 2X voltage converter for hard icons
- Embedded 128 x 128 x 4 bit SRAM display buffer
- 256 steps contrast current control
- Internal oscillator
- Programmable frame rate
- 8-bit 6800-series Parallel Interface, 8080-series Parallel Interface and Serial Peripheral Interface.
- Wide range of operating temperature: -40 to 85 °C


3 ORDERING INFORMATION

Table 3-1 : Ordering Information

Ordering Part Number	SEG	COM	Icon SEG	Icon COM	Package Form	Reference	Remark
SSD1329Z	128	128	64	2	COG	Page 8	<ul style="list-style-type: none"> • Min SEG pad pitch: 43.2 um • Min COM pad pitch: 51.8 um
SSD1329U1	128	128	-	-	COF	Page 12, 56	<ul style="list-style-type: none"> • Punch out COF with stiffener • 80 / 68 / SPI interface • Output lead pitch: 0.1mm



4 BLOCK DIAGRAM

Figure 4-1 : SSD1329 Block Diagram



5 DIE PAD FLOOR PLAN

Figure 5-1 : SSD1329Z Die Drawing



Note

¹ + represents the center of the alignment mark


	X-Axis (um)	Y-Axis (um)
	+5300.0	-100.0
	-5300.0	-100.0

All alignment keys have size 75 um x 75 um

Die Size	13410 um x 1504 um
Die Thickness	457 um ± 25 um
Min I/O pad pitch	76.2 um
Min SEG pad pitch	43.2 um
Min COM pad pitch	51.8 um
Bump Height	Nominal 15 um


Bump Size

Pad #	X [um]	Y [um]
1, 196, 197, 477	50	52
2-35, 162-195	38	52
36-161	56	44
198-264, 410-476	38	52
265-409	31	64



Pad 1,2,3 ... →

Figure 5-2 : SSD1329Z Alignment Mark Dimensions



Pad #	Pad Name	X-Axis	Y-Axis	Pad #	Pad Name	X-Axis	Y-Axis
321	SEG55	691.2	680.0	401	SEG120	-2764.8	680.0
322	SEG56	648.0	680.0	402	SEG121	-2808.0	680.0
323	SEG57	604.8	680.0	403	SEG122	-2851.2	680.0
324	SEG58	561.6	680.0	404	SEG123	-2894.4	680.0
325	SEG59	518.4	680.0	405	SEG124	-2937.6	680.0
326	DUMMY	475.2	680.0	406	SEG125	-2980.8	680.0
327	DUMMY	432.0	680.0	407	SEG126	-3024.0	680.0
328	DUMMY	388.8	680.0	408	SEG127	-3067.2	680.0
329	DUMMY	345.6	680.0	409	DUMMY	-3110.4	680.0
330	DUMMY	302.4	680.0	410	DUMMY	-3153.6	686.0
331	DUMMY	259.2	680.0	411	DUMMY	-3196.8	686.0
332	DUMMY	216.0	680.0	412	DUMMY	-3240.0	686.0
333	DUMMY	172.8	680.0	413	COM64	-3283.2	686.0
334	DUMMY	129.6	680.0	414	COM65	-3326.4	686.0
335	DUMMY	86.4	680.0	415	COM66	-3369.6	686.0
336	DUMMY	43.2	680.0	416	COM67	-3412.8	686.0
337	DUMMY	0.0	680.0	417	COM68	-3456.0	686.0
338	DUMMY	-43.2	680.0	418	COM69	-3499.2	686.0
339	DUMMY	-86.4	680.0	419	COM70	-3542.4	686.0
340	DUMMY	-129.6	680.0	420	COM71	-3585.6	686.0
341	SEG60	-172.8	680.0	421	COM72	-3628.8	686.0
342	SEG61	-216.0	680.0	422	COM73	-3672.0	686.0
343	SEG62	-259.2	680.0	423	COM74	-3715.2	686.0
344	SEG63	-302.4	680.0	424	COM75	-3758.4	686.0
345	SEG64	-345.6	680.0	425	COM76	-3801.6	686.0
346	SEG65	-388.8	680.0	426	COM77	-3844.8	686.0
347	SEG66	-432.0	680.0	427	COM78	-3888.0	686.0
348	SEG67	-475.2	680.0	428	COM79	-3931.2	686.0
349	SEG68	-518.4	680.0	429	COM80	-3974.4	686.0
350	SEG69	-561.6	680.0	430	COM81	-4017.6	686.0
351	SEG70	-604.8	680.0	431	COM82	-4060.8	686.0
352	SEG71	-648.0	680.0	432	COM83	-4104.0	686.0
353	SEG72	-691.2	680.0	433	COM84	-4147.2	686.0
354	SEG73	-734.4	680.0	434	COM85	-4190.4	686.0
355	SEG74	-777.6	680.0	435	COM86	-4233.6	686.0
356	SEG75	-820.8	680.0	436	COM87	-4276.8	686.0
357	SEG76	-864.0	680.0	437	COM88	-4320.0	686.0
358	SEG77	-907.2	680.0	438	COM89	-4363.2	686.0
359	SEG78	-950.4	680.0	439	COM90	-4406.4	686.0
360	SEG79	-993.6	680.0	440	COM91	-4449.6	686.0
361	SEG80	-1036.8	680.0	441	COM92	-4492.8	686.0
362	SEG81	-1080.0	680.0	442	COM93	-4536.0	686.0
363	SEG82	-1123.2	680.0	443	COM94	-4579.2	686.0
364	SEG83	-1166.4	680.0	444	COM95	-4622.4	686.0
365	SEG84	-1209.6	680.0	445	COM96	-4665.6	686.0
366	SEG85	-1252.8	680.0	446	COM97	-4708.8	686.0
367	SEG86	-1296.0	680.0	447	COM98	-4752.0	686.0
368	SEG87	-1339.2	680.0	448	COM99	-4795.2	686.0
369	SEG88	-1382.4	680.0	449	COM100	-4838.4	686.0
370	SEG89	-1425.6	680.0	450	COM101	-4881.6	686.0
371	SEG90	-1468.8	680.0	451	COM102	-4924.8	686.0
372	SEG91	-1512.0	680.0	452	COM103	-4968.0	686.0
373	SEG92	-1555.2	680.0	453	COM104	-5011.2	686.0
374	SEG93	-1598.4	680.0	454	COM105	-5054.4	686.0
375	SEG94	-1641.6	680.0	455	COM106	-5097.6	686.0
376	SEG95	-1684.8	680.0	456	COM107	-5140.8	686.0
377	SEG96	-1728.0	680.0	457	COM108	-5184.0	686.0
378	SEG97	-1771.2	680.0	458	COM109	-5227.2	686.0
379	SEG98	-1814.4	680.0	459	COM110	-5270.4	686.0
380	SEG99	-1857.6	680.0	460	COM111	-5313.6	686.0
381	SEG100	-1900.8	680.0	461	COM112	-5356.8	686.0
382	SEG101	-1944.0	680.0	462	COM113	-5400.0	686.0
383	SEG102	-1987.2	680.0	463	COM114	-5443.2	686.0
384	SEG103	-2030.4	680.0	464	COM115	-5486.4	686.0
385	SEG104	-2073.6	680.0	465	COM116	-5529.6	686.0
386	SEG105	-2116.8	680.0	466	COM117	-5572.8	686.0
387	SEG106	-2160.0	680.0	467	COM118	-5616.0	686.0
388	SEG107	-2203.2	680.0	468	COM119	-5659.2	686.0
389	SEG108	-2246.4	680.0	469	COM120	-5702.4	686.0
390	SEG109	-2289.6	680.0	470	COM121	-5745.6	686.0
391	SEG110	-2332.8	680.0	471	COM122	-5788.8	686.0
392	SEG111	-2376.0	680.0	472	COM123	-5832.0	686.0
393	SEG112	-2419.2	680.0	473	COM124	-5875.2	686.0
394	SEG113	-2462.4	680.0	474	COM125	-5918.4	686.0
395	SEG114	-2505.6	680.0	475	COM126	-5961.6	686.0
396	SEG115	-2548.8	680.0	476	COM127	-6004.8	686.0
397	SEG116	-2592.0	680.0	477	DUMMY	-6048.0	686.0
398	SEG117	-2635.2	680.0				
399	SEG118	-2678.4	680.0				
400	SEG119	-2721.6	680.0				

6 PIN ARRANGEMENT

6.1 SSD1329U1 pin assignment

Figure 6-1 : SSD1329U1 Pin Assignment




Table 6-1 : SSD1329U1 Pin Assignment Table

Pin #	Pin Name	Pin #	Pin Name	Pin #	Pin Name	Pin #	Pin Name
1	NC	81	COM21	161	SEG76	241	NC
2	VLSS	82	COM19	162	SEG75	242	NC
3	VCC	83	COM17	163	SEG74	243	NC
4	VCOMH	84	COM15	164	SEG73	244	NC
5	NC	85	COM13	165	SEG72	245	NC
6	D7	86	COM11	166	SEG71	246	NC
7	D6	87	COM9	167	SEG70	247	NC
8	D5	88	COM7	168	SEG69	248	NC
9	D4	89	COM5	169	SEG68	249	NC
10	D3	90	COM3	170	SEG67	250	NC
11	D2	91	COM1	171	SEG66	251	NC
12	D1	92	NC	172	SEG65	252	NC
13	D0	93	NC	173	SEG64	253	NC
14	RD	94	NC	174	SEG63	254	NC
15	R/W	95	NC	175	SEG62	255	NC
16	D/C	96	NC	176	SEG61	256	COM0
17	RES	97	NC	177	SEG60	257	COM2
18	CS	98	NC	178	SEG59	258	COM4
19	IREF	99	NC	179	SEG58	259	COM6
20	BS2	100	NC	180	SEG57	260	COM8
21	BS1	101	NC	181	SEG56	261	COM10
22	BS0	102	NC	182	SEG55	262	COM12
23	VDD	103	NC	183	SEG54	263	COM14
24	VCC	104	NC	184	SEG53	264	COM16
25	VSS	105	NC	185	SEG52	265	COM18
26	NC	106	NC	186	SEG51	266	COM20
27	NC	107	NC	187	SEG50	267	COM22
28	COM127	108	NC	188	SEG49	268	COM24
29	COM125	109	NC	189	SEG48	269	COM26
30	COM123	110	SEG127	190	SEG47	270	COM28
31	COM121	111	SEG126	191	SEG46	271	COM30
32	COM119	112	SEG125	192	SEG45	272	COM32
33	COM117	113	SEG124	193	SEG44	273	COM34
34	COM115	114	SEG123	194	SEG43	274	COM36
35	COM113	115	SEG122	195	SEG42	275	COM38
36	COM111	116	SEG121	196	SEG41	276	COM40
37	COM109	117	SEG120	197	SEG40	277	COM42
38	COM107	118	SEG119	198	SEG39	278	COM44
39	COM105	119	SEG118	199	SEG38	279	COM46
40	COM103	120	SEG117	200	SEG37	280	COM48
41	COM101	121	SEG116	201	SEG36	281	COM50
42	COM99	122	SEG115	202	SEG35	282	COM52
43	COM97	123	SEG114	203	SEG34	283	COM54
44	COM95	124	SEG113	204	SEG33	284	COM56
45	COM93	125	SEG112	205	SEG32	285	COM58
46	COM91	126	SEG111	206	SEG31	286	COM60
47	COM89	127	SEG110	207	SEG30	287	COM62
48	COM87	128	SEG109	208	SEG29	288	COM64
49	COM85	129	SEG108	209	SEG28	289	COM66
50	COM83	130	SEG107	210	SEG27	290	COM68
51	COM81	131	SEG106	211	SEG26	291	COM70
52	COM79	132	SEG105	212	SEG25	292	COM72
53	COM77	133	SEG104	213	SEG24	293	COM74
54	COM75	134	SEG103	214	SEG23	294	COM76
55	COM73	135	SEG102	215	SEG22	295	COM78
56	COM71	136	SEG101	216	SEG21	296	COM80
57	COM69	137	SEG100	217	SEG20	297	COM82
58	COM67	138	SEG99	218	SEG19	298	COM84
59	COM65	139	SEG98	219	SEG18	299	COM86
60	COM63	140	SEG97	220	SEG17	300	COM88
61	COM61	141	SEG96	221	SEG16	301	COM90
62	COM59	142	SEG95	222	SEG15	302	COM92
63	COM57	143	SEG94	223	SEG14	303	COM94
64	COM55	144	SEG93	224	SEG13	304	COM96
65	COM53	145	SEG92	225	SEG12	305	COM98
66	COM51	146	SEG91	226	SEG11	306	COM100
67	COM49	147	SEG90	227	SEG10	307	COM102
68	COM47	148	SEG89	228	SEG9	308	COM104
69	COM45	149	SEG88	229	SEG8	309	COM106
70	COM43	150	SEG87	230	SEG7	310	COM108
71	COM41	151	SEG86	231	SEG6	311	COM110
72	COM39	152	SEG85	232	SEG5	312	COM112
73	COM37	153	SEG84	233	SEG4	313	COM114
74	COM35	154	SEG83	234	SEG3	314	COM116
75	COM33	155	SEG82	235	SEG2	315	COM118
76	COM31	156	SEG81	236	SEG1	316	COM120
77	COM29	157	SEG80	237	SEG0	317	COM122
78	COM27	158	SEG79	238	NC	318	COM124
79	COM25	159	SEG78	239	NC	319	COM126
80	COM23	160	SEG77	240	NC	320	NC

Pin #	Pin Name
321	NC

7 PIN DESCRIPTIONS

Key:

- I = Input
- O = Output
- IO = Bi-directional (input/output)
- P = Power pin

Table 7-1 : Pin Descriptions

Pin Name	Pin Type	Description
RES#	I	This pin is reset signal input. When the pin is LOW, initialization of the chip is executed. Keep this pin HIGH during normal operation.
CS#	I	This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled LOW.
D/C#	I	This pin is Data/Command control pin. When the pin is pulled HIGH, the data at D[7:0] is treated as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams in Figure 13-1, Figure 13-2, Figure 13-3.
E (RD#)	I	This pin is MCU interface input. When interfacing to a 6800-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected. When connecting to an 8080-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled LOW and the chip is selected.
R/W# (WR#)	I	This pin is MCU interface input. When interfacing to a 6800-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode will be carried out when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected.
D[7:0]	IO	These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus.
BS[2:0]	I	MCU bus interface selection pins. Please refer to Table 7-2 for the details of the selection.
V _{DDIO}	P	This pin is a power supply pin of I/O buffer. It should be connected to V _{DD} or external source. All I/O signal should have voltage high reference to V _{DDIO} . When I/O signal pins (BS0, BS1, BS2, CLS, CL, D[7:0], interface signals...) pull HIGH, they should be connected to V _{DDIO} .
V _{DD}	P	Power Supply pin. It must be connected to external source.
V _{SS} , V _{LSS}	P	These pins are ground pin and also act as ground reference for the logic pins. They must be connected to external ground.
CL	IO	This pin is the system clock input. When internal oscillator is disabled, this pin receives display clock signal from external clock source. When internal clock is enabled, this pin should be left open and nothing should be connected to this pin.
CLS	I	This pin is internal clock enable. When this pin is pulled HIGH, internal oscillator is selected. The internal clock will be disabled when it is pulled LOW, an external clock source must be connected to CL pin for normal operation.
V _{CC}	P	This is the most positive voltage supply pin of the chip. It is supplied either by external high voltage source or internal booster.

Pin Name	Pin Type	Description
V _{COMH}	IO	This pin is the input pin for the voltage output high level for COM signals. It can be supplied externally or internally. When V _{COMH} is generated internally, a capacitor should be connected between this pin and V _{SS} .
I _{REF}	I	This pin is the segment output current reference pin. I _{SEG} is derived from I _{REF} . A resistor should be connected between this pin and V _{DD} to maintain the current around 10uA.
COM0 ~ COM127	O	These pins provide the Common switch signals to the OLED panel. These pins are in high impedance state when display is OFF.
SEG0 ~ SEG127	O	These pins provide the OLED segment driving signals. These pins are in high impedance state when display is OFF.
ICS0 ~ ICS63	O	These pins provide the Segment driving signals for hard icons.
ICC0 ~ ICC1	O	These pins provide the Common driving signals for hard icons.
V _{CI}	P	This is the power supply pin of hard icon DC-DC voltage converter. It must be supplied externally.
V _{ICON}	P	This is the power output pin for DC-DC converter to drive hard icons. A 2uF capacitor is recommended to connect from this pin to the ground. If internal DC-DC converter is disabled, this pin is acted as the power input pin for hard icons.
V _{CHS}	P	This is the ground pin for hard icons DC-DC voltage converter. It must be connected to external ground.
CYP, CYN	O	These pins are used to connect a capacitor between the PMOS and NMOS for hard icons DC-DC voltage converter. The recommended value of this capacitor is 1uF.
V _{CIR}	O	When internal charge pump is used, a resistor is connected between V _{CI} and this pin. The recommended value of this resistor is 20Ω.

Table 7-2 : MCU Bus Interface Pin Selection

Pin Name	6800-parallel interface (8 bit)	8080-parallel interface (8 bit)	Serial interface
BS0	0	0	0
BS1	0	1	0
BS2	1	1	0

8 FUNCTIONAL BLOCK DESCRIPTIONS

8.1 MPU Interface selection

8.1.1 MPU Parallel 6800-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), R/W#, D/C#, E and CS#.

A LOW in R/W# indicates WRITE operation and HIGH in R/W# indicates READ operation.
 A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write.
 The E input serves as data latch signal while CS# is LOW. Data is latched at the falling edge of E signal.

Table 8-1 : Control pins of 6800 interface


Function	E	R/W#	CS#	D/C#
Write command	↓	L	L	L
Read status	↓	H	L	L
Write data	↓	L	L	H
Read data	↓	H	L	H

Note

- ⁽¹⁾↓ stands for falling edge of signal
- H stands for HIGH in signal
- L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 8-1.

Figure 8-1 : Data read back procedure - insertion of dummy read



8.1.2 MPU Parallel 8080-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), RD#, WR#, D/C# and CS#.

A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write.

A rising edge of RD# input serves as a data READ latch signal while CS# is kept LOW.

A rising edge of WR# input serves as a data/command WRITE latch signal while CS# is kept LOW.

Table 8-2 : Control pins of 8080 interface

Function	RD#	WR#	CS#	D/C#
Write command	H	↑	L	L
Read status	↑	H	L	L
Write data	H	↑	L	H
Read data	↑	H	L	H

Note


⁽¹⁾ ↑ stands for rising edge of signal

H stands for HIGH in signal

L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 8-2.

Figure 8-2 : Display data read back procedure - insertion of dummy read



Alternatively, RD# and WR# can be kept stable while CS# serves as the data/command latch signal.

Table 8-3 : Control pins of 8080 interface (Alternative form)

Function	RD#	WR#	CS#	D/C#
Write command	H	L	↑	L
Read status	L	H	↑	L
Write data	H	L	↑	H
Read data	L	H	↑	H

Note

⁽¹⁾ ↑ stands for rising edge of signal

H stands for HIGH in signal

L stands for LOW in signal

8.1.3 MPU Serial Interface

The serial interface consists of serial clock SCLK, serial data SDIN, D/C#, CS#. In SPI mode, D0 acts as SCLK, D1 acts as SDIN. For the unused data pins, D2 should be left open. The pins from D3 to D7, E and R/W# can be connected to an external ground.


Table 8-4 : Control pins of Serial interface

Function	E	R/W#	CS#	D/C#
Write command	Tie LOW	Tie LOW	L	L
Write data	Tie LOW	Tie LOW	L	H

SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, ... D0. D/C# is sampled on every eighth clock and the data byte in the shift register is written to the Graphic Display Data RAM (GDDRAM) or command register in the same clock.

Under serial mode, only write operations are allowed. And during data writing, an additional NOP command should be inserted before the CS# goes HIGH as shown in Figure 8-3


Figure 8-3 : Display data write procedure in SPI mode



8.2 Segment Drivers/Common Drivers

Segment drivers have 128 current sources to drive OLED panel. The driving current can be adjusted from 0 to 300uA with 8 bits, 256 steps. Common drivers generate voltage scanning pulses. The block diagrams and waveforms of the segment and common driver are shown as follow.


Figure 8-4 : Segment and Common Driver Block Diagram



The commons are scanned sequentially, row by row. If a row is not selected, all the pixels on the row are in reverse bias by driving those commons to voltage V_{COMH} as shown in Figure 8-5.

In the scanned row, the pixels on the row will be turned ON or OFF by sending the corresponding data signal to the segment pins. If the pixel is turned OFF, the segment current is kept at 0. On the other hand, the segment drives to I_{SEG} when the pixel is turned ON.

Figure 8-5 : Segment and Common Driver Signal Waveform




There are four phases to driving an OLED a pixel. In phase 1, the pixel is reset by the segment driver to V_{LSS} in order to discharge the previous data charge stored in the parasitic capacitance along the segment electrode. The period of phase 1 can be programmed by command B1h A[3:0] from 1 to 16 DCLK. An OLED panel with larger capacitance requires a longer period for discharging.

In phase 2, first pre-charge is performed. The pixel is driven to attain the corresponding voltage level V_p from V_{LSS} . The amplitude of V_p can be programmed by the command BCh. The period of phase 2 can be programmed in length from 1 to 16 DCLK by command B1h A[7:4]. If the capacitance value of the pixel of OLED panel is larger, a longer period is required to charge up the capacitor to reach the desired voltage.

In phase 3, the OLED pixel is driven to the targeted driving voltage through second pre-charge. The second pre-charge can control the speed of the charging process. The period of phase 3 can be programmed by command BBh.


Last phase (phase 4) is current drive stage. The current source in the segment driver delivers constant current to the pixel. The driver IC employs PWM (Pulse Width Modulation) method to control the gray scale of each pixel individually. The wider pulse widths in the current drive stage results in brighter pixels and vice versa. This is shown in the following figure.



After finishing phase 4, the driver IC will go back to phase 1 to display the next row image data. This four-step cycle is run continuously to refresh image display on OLED panel. The length of phase 4 is defined by command B7h "Set Default Gray Scale Table" or B8h "Set Gray Scale Table". In the table, the gray scale is defined in incremental way, with reference to the length of previous table entry.

8.3 Oscillator Circuit and Display Time Generator

Figure 8-7 : Oscillator Circuit and Display Time Generator



This module is an On-Chip low power RC oscillator circuitry. The operation clock (CLK) can be generated either from internal oscillator or external source CL pin. This selection is done by CLS pin. If CLS pin is pulled HIGH, internal oscillator is chosen and CL should be left open. Pulling CLS pin LOW disables internal oscillator and external clock must be connected to CL pins for proper operation. When the internal oscillator is selected, its output frequency F_{OSC} can be changed by command B3h, please refer to Table 9-1.

The display clock (DCLK) for the Display Timing Generator is derived from CLK. The division factor “D” can be programmed from 1 to 16 by command B3h

$$DCLK = F_{OSC} / D$$

The frame frequency of display is determined by the following formula.

$$F_{FRM} = \frac{F_{osc}}{D \times K \times \text{No. of Mux}}$$

where

- D stands for clock divide ratio. It is set by command B3h A[3:0]. The divide ratio has the range from 1 to 16.
- K is row period. It is configured by command B2h. This value should comply with following condition.

$$K \geq \text{Phase 1} + \text{Phase 2} + \text{Phase 3} + \text{GS15}$$
- Number of multiplex ratio is set by command A8h. The power ON reset value is 7Fh.
- F_{OSC} is the oscillator frequency. It can be changed by command B3h A[7:4]. The higher the register setting results in faster frequency.

If the frame frequency is set too low, flickering may occur. On the other hand, higher frame frequency leads to higher power consumption on the whole system.

8.4 Command Decoder and Command Interface

This module determines whether the input data is interpreted as data or command. Data is interpreted based upon the input of the D/C# pin.

If D/C# pin is HIGH, [7:0] is treated as either the data bytes of multiple byte command or display data written to Graphic Display Data RAM (GDDRAM). If it is LOW, the input at D[7:0] is interpreted as a command. Then data input will be decoded and written to the corresponding command register.

8.5 Reset Circuit

When RES# input is LOW, the chip is initialized with the following status:

1. Display is OFF
2. 128 x 128 Display Mode
3. Normal segment and display data column address and row address mapping (SEG0 mapped to address 00h and COM0 mapped to address 00h)
4. Shift register data clear in serial interface
5. Display start line is set at display RAM address 0
6. Column address counter is set at 0
7. Normal scan direction of the COM outputs
8. Contrast control register is set at 80h

8.6 Current Control and Voltage Control

This block is used to derive the incoming power sources into the different levels of internal use voltage and current. V_{CC} and V_{DD} are external power supplies. I_{REF} is a reference current source for segment current drivers.

8.7 Hard icons column and row drivers

There are 64 segment drivers as the current sources to hard icons and 2 common drivers with 2 pins each to sink the current. The hard icons drivers support either DC or AC driving method.

8.8 DC-DC converter for Hard icons

It is a 2X charge-pump type voltage generator circuit. It doubles the voltage input V_{CI} to generate V_{ICON} . V_{ICON} is the voltage supply to the hard icons driver.

8.9 Gray Scale Decoder

In SSD1329 there are 16 gray levels from GS0 to GS15. The gray scale of the display is defined by the pulse width (PW) of current drive phase, except GS0 there is no pre-charge (phase 2,3) and current drive (phase 4).

8.10 Graphic Display Data RAM (GDDRAM)

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128x128x4 bits. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. The GDDRAM address maps in Table 8-5 to Table 8-9 show some examples on using the command “Set Re-map” A0h to re-map the GDDRAM. In the following tables, the lower nibble and higher nibble of D0 ,D1, D2, ...,D8189, D8190, D8191 represent the 128x128 data bytes in the GDDRAM.

Table 8-5 shows the GDDRAM map under the following condition:

- Command “Set Re-map” A0h is set to :
 - Disable Column Address Re-map (A[0]=0)
 - Disable Nibble Re-map (A[1]=0)
 - Enable Horizontal Address Increment (A[2]=0)
 - Disable COM Re-map (A[4]=0)
- Display Start Line=00h
- Data byte sequence: D0, D1, D2 ... D8191

Table 8-5 : GDDRAM Address Map 1

		SEG0	SEG1	SEG2	SEG3		SEG124	SEG125	SEG126	SEG127	SEG Outputs Column Address (HEX)
		00		01			3E		3F		
COM0	00	D0[3:0]	D0[7:4]	D1[3:0]	D1[7:4]		D62[3:0]	D62[7:4]	D63[3:0]	D63[7:4]	
COM1	01	D64[3:0]	D64[7:4]	D65[3:0]	D65[7:4]		D126[3:0]	D126[7:4]	D127[3:0]	D127[7:4]	
COM126	7E	D8064[3:0]	D8064[7:4]	D8065[3:0]	D8065[7:4]		D8126[3:0]	D8126[7:4]	D8127[3:0]	D8127[7:4]	
COM127	7F	D8128[3:0]	D8128[7:4]	D8129[3:0]	D8129[7:4]		D8190[3:0]	D8190[7:4]	D8191[3:0]	D8191[7:4]	

COM Outputs Row Address (HEX) Nibble Re-map A[1]=0

Table 8-6 shows the GDDRAM map under the following condition:

- Command “Set Re-map” A0h is set to :
 - Disable Column Address Re-map (A[0]=0)
 - Disable Nibble Re-map (A[1]=0)
 - Enable Vertical Address Increment (A[2]=1)
 - Disable COM Re-map (A[4]=0)
- Display Start Line=00h
- Data byte sequence: D0, D1, D2 ... D8191

Table 8-6 : GDDRAM Address Map 2

		SEG0	SEG1	SEG2	SEG3		SEG124	SEG125	SEG126	SEG127	SEG Outputs Column Address (HEX)
		00		01			3E		3F		
COM0	00	D0[3:0]	D0[7:4]	D128[3:0]	D128[7:4]		D7936[3:0]	D7936[7:4]	D8064[3:0]	D8064[7:4]	
COM1	01	D1[3:0]	D1[7:4]	D129[3:0]	D129[7:4]		D7937[3:0]	D7937[7:4]	D8065[3:0]	D8065[7:4]	
COM126	7E	D126[3:0]	D126[7:4]	D254[3:0]	D254[7:4]		D8062[3:0]	D8062[7:4]	D8190[3:0]	D8190[7:4]	
COM127	7F	D127[3:0]	D127[7:4]	D255[3:0]	D255[7:4]		D8063[3:0]	D8063[7:4]	D8191[3:0]	D8191[7:4]	

COM Outputs Row Address (HEX) Nibble Re-map A[1]=0

(Display Startline=0)

Table 8-7 shows the GDDRAM map under the following condition:

- Command “Set Re-map” A0h is set to :
 - Enable Column Address Re-map (A[0]=1)
 - Enable Nibble Re-map (A[1]=1)
 - Enable Horizontal Address Increment (A[2]=0)
 - Disable COM Re-map (A[4]=0)
- Display Start Line=00h
- Data byte sequence: D0, D1, D2 ... D8191

Table 8-7 : GDDRAM Address Map 3

		SEG0	SEG1	SEG2	SEG3		SEG124	SEG125	SEG126	SEG127	SEG Outputs Column Address (HEX)
		3F		3E			01		00		
COM0	00	D63[7:4]	D63[3:0]	D62[7:4]	D62[3:0]		D1[7:4]	D1[3:0]	D0[7:4]	D0[3:0]	
COM1	01	D127[7:4]	D127[3:0]	D126[7:4]	D126[3:0]		D65[7:4]	D65[3:0]	D64[7:4]	D64[3:0]	
COM126	7E	D8127[7:4]	D8127[3:0]	D8126[7:4]	D8126[3:0]		D8065[7:4]	D8065[3:0]	D8064[7:4]	D8064[3:0]	
COM127	7F	D8191[7:4]	D8191[3:0]	D8190[7:4]	D8190[3:0]		D8129[7:4]	D8129[3:0]	D8128[7:4]	D8128[3:0]	
COM Outputs	Row Address (HEX)										

(Display Startline=0)

For vertical scrolling of the display, an internal register storing display start line can be set to control the portion of the RAM data to be mapped to the display. The Table 8-8 shows the example in which the display start line register is set to 78h with the following condition:

- Command “Set Re-map” A0h is set to :
 - Disable Column Address Re-map (A[0]=0)
 - Disable Nibble Re-map (A[1]=0)
 - Enable Horizontal Address Increment (A[2]=0)
 - Enable COM Re-map (A[4]=1)
- Display Start Line=78h (corresponds to COM119)
- Data byte sequence: D0, D1, D2 ... D8191

Table 8-8 : GDDRAM Address Map 4

		SEG0	SEG1	SEG2	SEG3		SEG124	SEG125	SEG126	SEG127	SEG Outputs Column Address (HEX)
		00		01			3E		3F		
COM119	00	D0[3:0]	D0[7:4]	D1[3:0]	D1[7:4]		D62[3:0]	D62[7:4]	D63[3:0]	D63[7:4]	
COM118	01	D64[3:0]	D64[7:4]	D65[3:0]	D65[7:4]		D126[3:0]	D126[7:4]	D127[3:0]	D127[7:4]	
COM121	7E	D8064[3:0]	D8064[7:4]	D8065[3:0]	D8065[7:4]		D8126[3:0]	D8126[7:4]	D8127[3:0]	D8127[7:4]	
COM120	7F	D8128[3:0]	D8128[7:4]	D8129[3:0]	D8129[7:4]		D8190[3:0]	D8190[7:4]	D8191[3:0]	D8191[7:4]	
COM Outputs	Row Address (HEX)										

(Display Startline=78h)

Table 8-9 shows the GDDRAM map under the following condition:

- Command “Set Re-map” A0h is set to :
 - Disable Column Address Re-map (A[0]=0)
 - Disable Nibble Re-map (A[1]=0)
 - Enable Horizontal Address Increment (A[2]=0)
 - Disable COM Re-map (A[4]=0)
- Display Start Line=00h
- Column Start Address=01h
- Column End Address=3Eh
- Row Start Address=01h
- Row End Address=7Eh
- Data byte sequence: D0, D1, D2 ... D7811

Table 8-9 : GDDRAM Address Map 5

		SEG0	SEG1	SEG2	SEG3		SEG124	SEG125	SEG126	SEG127	
		00		01			3E		3F		
COM0	00										
COM1	01			D0[3:0]	D0[7:4]		D61[3:0]	D61[7:4]			
COM126	7E			D7750[3:0]	D7750[7:4]		D7811[3:0]	D7811[7:4]			
COM127	7F										

COM Outputs (Display Startline=0) Row Address (HEX) Nibble Re-map A[1]=0

Note

- ⁽¹⁾ Please refer to Table 9-1 for the details of setting command “Set Re-map” A0h.
- ⁽²⁾ The “Display Start Line” is set by the command “Set Display Start Line” A1h and please refer to Table for the setting details
- ⁽³⁾ The “Column Start/End Address” is set by the command “Set Column Address” 15h and please refer to Table 9-1 for the setting details
- ⁽⁴⁾ The “Row Start/End Address” is set by the command “Set Row Address” 75h and please refer to Table 9-1 for the setting details

9 COMMAND TABLE

Table 9-1 : Command Table

(D/C# = 0, R/W# (WR#) = 0, E (RD#) = 1) unless specific setting is stated

Fundamental Command Table											
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	15	0	0	0	1	0	1	0	1	Set Column Address	Setup Column start and end address A[5:0]: Start Address, range:00h~3Fh, (POR = 00h) B[5:0]: End Address, range:00h~3Fh, (POR = 3Fh)
0	A[5:0]	*	*	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		Please refers to Section 8.10 Graphic Display Data RAM (GDDRAM) for relationship between Column Address setting and GDDRAM structure.
0	B[5:0]	*	*	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		
0	75	0	1	1	1	0	1	0	1	Set Row Address	Setup Row start and end address A[6:0]: Start Address, range:00h~7Fh, (POR = 00h) B[6:0]: End Address, range:00h~7Fh, (POR = 7Fh)
0	A[6:0]	*	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		Please refers to 8.10 Graphic Display Data RAM (GDDRAM) for relationship between Row Address setting and GDDRAM structure.
0	B[6:0]	*	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		
0	81	1	0	0	0	0	0	0	1	Set Contrast Current	A[7:0]: Set Contrast Value, range:0~ 255, (POR = 80h)
0	82	1	0	0	0	0	0	1	0	Set Second Pre-charge Speed	A[7:1]: Set Second Pre-charge Speed A[7:1] = 0000000b, Second Pre-charge speed = 1 A[7:1] = 0000001b, Second Pre-charge speed = 3 ⋮ A[7:1] = 1111111b, Second Pre-charge speed = 255
0	A[7:0]	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		The RESET value of A[7:1] depends on the value of the contrast current (81h) and is equal to: 2*81h A[7:0] +1 (maximum 7Fh)
0	90	1	0	0	1	0	0	0	0	Set Master Icon Control	A[1:0]: Icon control A[1:0] = 00b, Icon RESET to normal display (POR) A[1:0] = 01b, Icon All ON (without altering icon ON / OFF register) A[1:0] = 10b, Icon All OFF (without altering icon ON/ OFF register)
0	A[7:0]	*	*	A ₅	A ₄	*	*	A ₁	A ₀		A[4] = 0b, Disable icon display (POR) A[4] = 1b, Enable icon display A[5] = 0b, Disable V _{ICON} charge pump circuit (POR) A[5] = 1b, Enable V _{ICON} charge pump circuit

Fundamental Command Table											
D/C#	Hex	D7	D6	D5	D4	D3	D2	D2	D0	Command	Description
0 0	91 A[7:0]	1 A ₇	0 A ₆	0 A ₅	1 A ₄	0 A ₃	0 A ₂	0 A ₁	1 A ₀		<p>A[7:0]: Set Icon current</p> <p>A[7:0] = 00h, max icon current = 0.0uA A[7:0] = 01h, max icon current = 0.5uA A[7:0] = 02h, max icon current = 1.0uA A[7:0] = 03h, max icon current = 1.5uA A[7:0] = 04h, max icon current = 2.0uA Set Icon Current Range A[7:0] = FCh, max icon current = 126.0uA A[7:0] = FDh, max icon current = 126.5uA A[7:0] = FEh, max icon current = 127.0uA A[7:0] = FFh, max icon current = 127.5uA (POR)</p> <p>Note ⁽¹⁾ The larger is the icon current range, the better the uniformity is.</p>
0 0 0 0 0	92 A0[6:0] A1[6:0] A62[6:0] A63[6:0]	1 * * * *	0 A0 ₆ A1 ₆ A62 ₆ A63 ₆	0 A0 ₅ A1 ₅ A62 ₅ A63 ₅	1 A0 ₄ A1 ₄ A62 ₄ A63 ₄	0 A0 ₃ A1 ₃ A62 ₃ A63 ₃	0 A0 ₂ A1 ₂ A62 ₂ A63 ₂	1 A0 ₁ A1 ₁ A62 ₁ A63 ₁	0 A0 ₀ A1 ₀ A62 ₀ A63 ₀		<p>Set each Icon current by the formula: $(AN[6:0] / 127) \times \text{max icon current}$, where the max icon current is defined by the command “Set icon current range” 91h and N=0~63.</p> <p>e.g. Icon Current of ICS0 = (A0[6:0]/127) x max icon current.</p> <p>A0[6:0] : icon current for ICS0, range: 00h~7Fh A1[6:0] : icon current for ICS1, range: 00h~7Fh A63[6:0] : icon current for ICS62, range: 00h~7Fh A64[6:0] : icon current for ICS63, range: 00h~7Fh</p> <p>Note ⁽¹⁾ All 64 levels (1 level for each ICS signals) of icon current must be entered to operate this command properly. ⁽²⁾ The icon current of the unselected icon pins must be set to zero by this command.</p>
0 0	93 A[7:0]	1 A ₇	0 A ₆	0 A ₅	1 A ₄	0 A ₃	0 A ₂	1 A ₁	1 A ₀		<p>Individual icon selection: A[5:0]: select one of the 64 icons from ICS0 ~ ICS63</p> <p>A[7:6] = 00b, turn OFF selected icon A[7:6] = 01b, turn ON selected icon A[7:6] = 11b, blink selected icon</p> <p>e.g A[7:0] = 01000000b, turn ON icon ICS0 A[7:0] = 00111111b, turn OFF icon ICS63</p>
0 0	94 A[7:6]	1 A ₇	0 A ₆	0 *	1 *	0 *	1 *	0 *	0 *		<p>A[7:6]: Icon register</p> <p>Set Icon ON / OFF Registers A[7:6] = 00b, turn OFF all icon A[7:6] = 01b, turn ON all icon A[7:6] = 11b, blink all icons</p>

Fundamental Command Table											
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0 0	95 A[7:0]	1 *	0 *	0 A ₅	1 A ₄	0 *	1 A ₂	0 A ₁	1 A ₀	Set Icon Blinking Cycle	<p>A[2:0]: Set Icon blinking cycle:</p> <p>000b 0.25sec 001b 0.50sec 010b 0.75sec 011b 1.00sec (POR) 100b 1.25sec 101b 1.50sec 110b 1.75sec 111b 2.00sec</p> <p>A[5:4]: Set Icon oscillation frequency, frequency increase as level increases</p> <p>00b 61KHz 01b 64KHz (POR) 10b 68KHz 11b 73KHz</p> <p>Note ⁽¹⁾ Blinking cycles is measured at 100Hz icon frame frequency and duty ratio of 50%</p>
0 0	96 A[7:0]	1 A ₇	0 A ₆	0 A ₅	1 A ₄	0 *	1 A ₂	1 A ₁	0 A ₀	Set Icon Duty	<p>A[2:0]: Set icon AC drive</p> <p>000b DC drive (POR) 001b 63 / 64 duty ratio 010b 62 / 64 duty ratio 011b 61 / 64 duty ratio 100b 60 / 64 duty ratio 101b 59 / 64 duty ratio 110b 58 / 64 duty ratio 111b 57 / 64 duty ratio</p> <p>A[7:4]: Set icon frame frequency</p> <p>Note ⁽¹⁾ Icon frame frequency must NOT be set to 0000b</p>
0 0	A0 A[7:0]	1 A ₇	0 A ₆	1 A ₅	0 A ₄	0 A ₃	0 A ₂	0 A ₁	0 A ₀	Set Re-map	<p>Re-map setting in Graphic Display Data RAM (GDDRAM)</p> <p>A[7:0]: Remap (POR = 00h)</p> <p>A[0] = 0b, Disable Column Address Re-map (POR) A[0] = 1b, Enable Column Address Re-map</p> <p>A[1] = 0b, Disable Nibble Re-map (POR) A[1] = 1b, Enable Nibble Re-map</p> <p>A[2] = 0b, Enable Horizontal Address Increment (POR) A[2] = 1b, Enable Vertical Address Increment</p> <p>A[4] = 0b, Disable COM Re-map (POR) A[4] = 1b, Enable COM Re-map</p> <p>A[6] = 0b, Disable COM Split Odd Even (POR) A[6] = 1b, Enable COM Split Odd Even</p>

Fundamental Command Table											
D/C#	Hex	D7	D6	D5	D4	D3	D2	D2	D0	Command	Description
0 0	A1 A[7:0]	1 *	0 A ₆	1 A ₅	0 A ₄	0 A ₃	0 A ₂	0 A ₁	1 A ₀	Set Display Start Line	A[6:0]: Vertical scroll by setting the starting address of display RAM from 0 ~ 127 (POR = 00h)
0 0	A2 A[7:0]	1 *	0 A ₆	1 A ₅	0 A ₄	0 A ₃	0 A ₂	1 A ₁	0 A ₀	Set Display Offset	A[6:0]: Set vertical offset by COM from 0 ~ 127 (POR = 00h) e.g. Set A[6:0] to 010000b to move COM16 towards COM0 direction for 16 row
0 0 0 0	A4 A5 A6 A7	1 1 1 1	0 0 0 0	1 1 1 1	0 0 0 0	0 0 0 0	1 1 1 1	0 0 1 1	0 1 0 1	Set Display Mode	A4: Normal display (POR) A5: All ON (All pixels have gray scale of 15, GS15) A6: All OFF (All pixels have gray scale of 0, GS0) A7: Inverse Display (GS0 → GS15, GS1 → GS14, GS2 → GS13, ...)
0 0	A8 A[6:0]	0 *	0 A ₆	0 A ₅	1 A ₄	0 A ₃	1 A ₂	0 A ₁	1 A ₀	Set MUX Ratio	A[6:0]: Set MUX ratio from 16MUX ~ 128MUX: A[6:0] = 15 represents 16MUX A[6:0] = 16 represents 17MUX : A[6:0] = 126 represents 127MUX A[6:0] = 127 represents 128MUX (POR) It should be noted that A[6:0]=0~14 is not allowed.
0 0	AE AF	1 1	0 0	1 1	0 0	1 1	1 1	1 1	0 1	Set Sleep mode ON / OFF	A[0] = 0b, Sleep mode ON (The display is OFF) A[0] = 1b, Sleep mode OFF (The display is ON)
0 0	B1 A[7:0]	1 A ₇	0 A ₆	1 A ₅	1 A ₄	0 A ₃	0 A ₂	0 A ₁	1 A ₀	Set Phase Length	A[7:0]: RESET and first pre-charge phase length (POR=53h) A[3:0]: Phase 1 period of 1~16 DCLK's (POR=3h) e.g. A[3:0] = 1111b, 16 DCLK Clock A[7:4]: Phase 2 period of 1~16 DCLK's (POR=5h) e.g. A[7:4] = 1111b, 16 DCLK Clocks
0 0	B2 A[6:0]	1 *	0 A ₆	1 A ₅	1 A ₄	0 A ₃	0 A ₂	1 A ₁	0 A ₀	Set Frame Frequency	Set the frame frequency of the matrix display A[6:0]: Total number of DCLK's per row. Ranging from 14h to 4Eh DCLK's (POR = 23h) Then the frame Frequency = DCLK freq / A[6:0].

Fundamental Command Table											
D/C#	Hex	D7	D6	D5	D4	D3	D2	D2	D0	Command	Description
0 0	B3 A[7:0]	1 A ₇	0 A ₆	1 A ₅	1 A ₄	0 A ₃	0 A ₂	1 A ₁	1 A ₀	Set Front Clock Divider /Oscillator Frequency	A[3:0]: Define divide ratio (D) of display clock (DCLK) Divide ratio=A[3:0]+1 (POR is 0000b, i.e. divide ratio = 1) A[7:4] : Set the Oscillator Frequency, F _{OSC} . Oscillator Frequency increases with the value of A[7:4] and vice versa. Range:0h~Fh (POR= 0h represents 500KHz, typical step value: 4% of previous value)
0	B7	1	0	1	1	0	1	1	1	Set Default Gray Scale Table	The default gray scale table is set in unit of DCLKs as follow: GS1 level Pulse width = 2 DCLKs GS2 level Pulse width = 4 DCLKs GS3 level Pulse width = 6 DCLKs GS13 level Pulse width = 26 DCLKs GS14 level Pulse width = 28 DCLKs GS15 level Pulse width = 30 DCLKs
0 0 0 0 0	B8 A1[5:0] A2[5:0] A14[5:0] A15[5:0]	1 * * * *	0 * * * *	1 A ₁₅ A ₂₅ A ₁₄₅ A ₁₅₅	1 A ₁₄ A ₂₄ A ₁₄₄ A ₁₅₄	1 A ₁₃ A ₂₃ A ₁₄₃ A ₁₅₃	0 A ₁₂ A ₂₂ A ₁₄₂ A ₁₅₂	0 A ₁₁ A ₂₁ A ₁₄₁ A ₁₅₁	0 A ₁₀ A ₂₀ A ₁₄₀ A ₁₅₀	Look Up Table for Gray Scale Pulse width	Set gray scale (GS1~GS15) pulse width in unit of DCLKs. A1[5:0], value for GS1 level Pulse width A2[5:0], value for GS2 level Pulse width A14[5:0], value for GS14 level Pulse width A15[5:0], value for GS15 level Pulse width Note ⁽¹⁾ The pulse width value of GS1, GS2, ..., GS15 should not be equal. i.e. 0<GS1<GS2 ... <GS15
0 0	BB A[3:0]	1 *	0 *	1 *	1 *	1 A ₃	0 A ₂	1 A ₁	1 A ₀	Set Second Pre-charge Period	A[3:0]: Set Second pre-charge period 0000b 0 DCLK 0001b 1 DCLKs 0010b 2 DCLKs 0111b 7 DCLKs (POR) 1111b 15 DCLKs

Fundamental Command Table											
D/C#	Hex	D7	D6	D5	D4	D3	D2	D2	D0	Command	Description
00	BC A[5:0]	1 *	0 *	1 A ₅	1 A ₄	1 A ₃	1 A ₂	1 A ₁	0 A ₀		A[5:0]: Set First Pre-charge voltage 000000b 0.30 x V _{CC} 000001b 0.31 x V _{CC} 001111b 0.45 x V _{CC} (POR) 011111b 0.63 x V _{CC} 1xxxxxb 1.00 x V _{CC} or connect to V _{COMH} if V _{CC} > V _{COMH}
00	BE A[6:0]	1 *	0 A ₆	1 A ₅	1 A ₄	1 A ₃	1 A ₂	1 A ₁	0 A ₀		A[6:0] : Output level high voltage for COM signal 000000b 0.51 x V _{CC} 000001b 0.52 x V _{CC} 011110b 0.82 x V _{CC} 011111b 0.84 x V _{CC} (POR)
00	E3	1	1	1	0	0	0	1	1	NOP	Command for No Operation
00	FD A[2]	1 0	1 0	1 0	1 1	1 0	1 A ₂	0 1	1 0		A[2]: MCU protection status (POR = 12h) A[2] = 0h, disable locking the MCU from entering command (POR) A[2] = 1h, enable locking the MCU from entering command Note ⁽¹⁾ Locking prohibits all commands and memory access.

Note

⁽¹⁾ “*” stands for “Don’t care”.

⁽²⁾ POR stands for Power On Reset.

Table 9-2 : Read Command Table

(D/C#=0, R/W# (WR#)=1, E (RD#)=1 for 6800 or E (RD#)=0 for 8080)

D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	Status Register Read	D[7]=0:reserved D[7]=1:reserved D[6]=0:indicates the display is ON D[6]=1:indicated the display is OFF D[5]=0:reserved D[5]=1:reserved D[4]=0:reserved D[4]=1:reserved
---	----------------------	---

Note

⁽¹⁾ Patterns other than that given in Command Table are prohibited to enter to the chip as a command; Otherwise, unexpected result will occur

9.1 Data Read / Write

To read data from the GDDRAM, input HIGH to R/W# (WR#) pin and D/C# pin for 6800-series parallel mode, LOW to E (RD#) pin and HIGH to D/C# pin for 8080-series parallel mode.

In horizontal address increment mode, GDDRAM column address pointer will be increased by one automatically after each data read. In vertical address increment mode, GDDRAM row address pointer will be increased by one automatically after each data read.

Also, a dummy read is required before the first data read.

To write data to the GDDRAM, input LOW to R/W# (WR#) pin and HIGH to D/C# pin for 6800-series parallel mode and 8080-series parallel mode. For serial interface mode, it is always in write mode. In horizontal address increment mode, GDDRAM column address pointer will be increased by one automatically after each data write. In vertical address increment mode, GDDRAM row address pointer will be increased by one automatically after each data write.

It should be noted that, in horizontal address increment mode, the row address pointer would be increased by one automatically if the column address pointer wraps around. In vertical address increment mode, the column address pointer will be increased by one automatically if the row address pointer wraps around.

Table 9-3 : Address Increment Table (Automatic)

D/C#	R/W# (WR#)	Comment	Address Increment
0	0	Write Command	No
0	1	Read Status	No
1	0	Write Data	Yes
1	1	Read Data	Yes

10 COMMAND DESCRIPTIONS

10.1 Set Column Address (15h)


This triple byte command specifies column start address and end address of the display data RAM. This command also sets the column address pointer to column start address. This pointer is used to define the current read/write column address in graphic display data RAM. If horizontal address increment mode is enabled by command A0h, after finishing read/write one column data, it is incremented automatically to the next column address. Whenever the column address pointer finishes accessing the end column address, it is reset back to start column address and the row address is incremented to the next row.

10.2 Set Row Address (75h)

This triple byte command specifies row start address and end address of the display data RAM. This command also sets the row address pointer to row start address. This pointer is used to define the current read/write row address in graphic display data RAM. If vertical address increment mode is enabled by command A0h, after finishing read/write one row data, it is incremented automatically to the next row address. Whenever the row address pointer finishes accessing the end row address, it is reset back to start row address.

The diagram below shows the way of column and row address pointer movement through the example: column start address is set to 2 and column end address is set to 125, row start address is set to 1 and row end address is set to 126; Horizontal address increment mode is enabled by command A0h. In this case, the graphic display data RAM column accessible range is from column 2 to column 125 and from row 1 to row 126 only. In addition, the column address pointer is set to 2 and row address pointer is set to 1. After finishing read/write one pixel of data, the column address is increased automatically by 1 to access the next RAM location for next read/write operation (*solid line in Figure 10-1*). Whenever the column address pointer finishes accessing the end column 125, it is reset back to column 2 and row address is automatically increased by 1 (*solid line in Figure 10-1*). While the end row 126 and end column 125 RAM location is accessed, the row address is reset back to 1 and the column address is reset back to 2 (*dotted line in Figure 10-1*). .


Figure 10-1 : Example of Column and Row Address Pointer Movement



10.3 Set Contrast Current (81h)

This double byte command is to set Contrast Setting of the display. The chip has 256 contrast steps from 00h to FFh. The segment output current increases linearly with the increase of contrast step


Figure 10-2 : Example of Segment current versus Contrast setting



10.4 Set Second Pre-charge Speed (82h)

This command is used to set the speed of second pre-charge in phase 3. This speed can be doubled to achieve faster pre-charging through setting 82h A[0]. Please refer to Table 9-1 : Command Table for the details of setting. Figure 10-3 shows the effect of setting second pre-charge under different speeds through using command 82h.

Figure 10-3 : Effect of setting the second pre-charge under different speeds



10.5 Set Master Icon Control (90h)

This double command is used to set the ON / OFF conditions of internal charge pump, icon circuits and overall icon status.

10.6 Set Icon Current Range (91h)

This double byte command is used to set one fix current range for all icons between the range of 0uA and 127.5uA. The uniformity improves as the icon current range increases. Please refer to Table 9-1 for detail information and breakdown levels of each step.

10.7 Set Individual Icon Current (92h)

This double byte command is used to fine tune the current for each of the 64 icons. Command 92h followed by 64 single byte data. These 64 byte data have to be entered in order to make this command function. Below is the formula for calculating the icon current. Please also refer to Table 9-1 for detail information and breakdown levels of each step.

Icon Current = Single byte value / 127 x Maximum icon current set with command 91h.

10.8 Set Individual Icon ON / OFF Registers (93h)

This double byte command is used to select one of the 64 icons and choose the ON, OFF or blinking condition of the selected icon.

10.9 Set Icon ON / OFF Registers (94h)

This double byte command is used to set the ON / OFF status of all 64 icons.

10.10 Set Icon Blinking Cycle (95h)

This double byte command is used to set icon oscillator frequency and blinking cycle selected with above command 93h. Please refer to Table 9-1 for detail information and breakdown levels of each step.

10.11 Set Icon Duty (96h)

This double byte command is used to set the icon frame frequency and icon AC drive duty ratio. Please refer to Table 9-1 for detail information and breakdown levels of each step.

10.12 Set Re-Map(A0h)

This double command has multiple configurations and each bit setting is described as follows:

- Column Address Remapping (A[0])

This bit is made for increase the flexibility layout of segment signals in OLED module with segment arranged from left to right (when A[0] is set to 0) or from right to left (when A[0] is set to 1).

- Nibble Remapping (A[1])


When A[1] is set to 1, the two nibbles of the data bus for RAM access are re-mapped, such that (D7, D6, D5, D4, D3, D2, D1, D0) acts like (D3, D2, D1, D0, D7, D6, D5, D4)

If this feature works together with Column Address Re-map, it would produce an effect of flipping the outputs from SEG0~127 to SEG127~SEG0 as show in Table 8-7.

- Address increment mode (A[2])


When A[2] is set to 0, the driver is set as horizontal address increment mode. After the display RAM is read/written, the column address pointer is increased automatically by 1. If the column address pointer reaches column end address, the column address pointer is reset to column start address and row address pointer is increased by 1. The sequence of movement of the row and column address point for horizontal address increment mode is shown in Figure 10-4.

Figure 10-4 : Address Pointer Movement of Horizontal Address Increment Mode



When A[2] is set to 1, the driver is set to vertical address increment mode. After the display RAM is read/written, the row address pointer is increased automatically by 1. If the row address pointer reaches the row end address, the row address pointer is reset to row start address and column address pointer is increased by 1. The sequence of movement of the row and column address point for vertical address increment mode is shown in Figure 10-5.


Figure 10-5 : Address Pointer Movement of Vertical Address Increment Mode



- **COM Remapping (A[4])**
This bit defines the scanning direction of the common for flexible layout of common signals in OLED module either from up to down (when A[4] is set to 0) or from bottom to up (when A[4] is set to 1). Table 8-8 shows one example of the using the COM Remapping to perform vertical scrolling.
- **Splitting of Odd / Even COM Signals (A[6])**
This bit is made to match the COM layout connection on the panel.

When A[6] is set to 0, no splitting odd / even of the COM signal is performed, output pin assignment sequence is shown as below (for 128MUX ratio):


Figure 10-6 : Output pin assignment when command A0h bit A[6]=0.



Output Pin Connection	
SSD1329Z	Panel
COM0	ROW0
COM1	ROW1
COM2	ROW2
COM3	ROW3
⋮	⋮
COM63	ROW63
COM64	ROW64
⋮	⋮
COM125	ROW125
COM126	ROW126
COM127	ROW127

When A[6] is set to 1, splitting odd / even of the COM signal is performed, output pin assignment sequence is shown as below (for 128MUX ratio):

Figure 10-7 : Output pin assignment when command A0h bit A[6]=1.







Output Pin Connection	
SSD1329Z	Panel
COM0	ROW0 (Even)
COM1	ROW2
COM2	ROW4
:	:
COM61	ROW122
COM62	ROW124
COM63	ROW126
COM64	ROW1 (Odd)
COM65	ROW3
COM66	ROW5
:	:
COM125	ROW123
COM126	ROW125
COM127	ROW127

10.13 Set Display Start Line (A1h)

This double byte command is to set Display Start Line register for determining the starting address of display RAM to be displayed by selecting a value from 0 to 127. Figure 10-8 shows an example using this command of this command when MUX ratio= 128 and MUX ratio= 90 and Display Start Line = 40. In there, “ROW” means the graphic display data RAM row.





Figure 10-8 : Example of Set Display Start Line with no Remapping

	MUX ratio (A8h) = 128	MUX ratio (A8h) = 128	MUX ratio (A8h) = 90	MUX ratio (A8h) = 90
COM Pin	Display Start Line (A1h) = 0	Display Start Line (A1h) = 40	Display Start Line (A1h) = 0	Display Start Line (A1h) = 40
COM0	ROW0	ROW40	ROW0	ROW40
COM1	ROW1	ROW41	ROW1	ROW41
COM2	ROW2	ROW42	ROW2	ROW42
COM3	ROW3	ROW43	ROW3	ROW43
:	:	:	:	:
:	:	:	:	:
COM48	ROW48	ROW88	ROW48	ROW88
COM49	ROW49	ROW89	ROW49	ROW89
COM50	ROW50	ROW90	ROW50	ROW90
COM51	ROW51	ROW91	ROW51	ROW91
:	:	:	:	:
:	:	:	:	:
COM86	ROW86	ROW126	ROW86	ROW126
COM87	ROW87	ROW127	ROW87	ROW127
COM88	ROW88	ROW0	ROW88	ROW0
COM89	ROW89	ROW1	ROW89	ROW1
COM90	ROW90	ROW2	-	-
COM91	ROW91	ROW3	-	-
:	:	:	:	:
:	:	:	:	:
COM124	ROW124	ROW36	-	-
COM125	ROW125	ROW37	-	-
COM126	ROW126	ROW38	-	-
COM127	ROW127	ROW39	-	-
Display Example				

10.14 Set Display Offset (A2h)

This double byte command specifies the mapping of display start line (it is assumed that COM0 is the display start line, display start line register equals to 0) to one of COM0~COM127. Figure 10-9 shows an example using this command when MUX ratio= 128 and MUX ratio= 90 and Display Offset = 40. In there, “Row” means the graphic display data RAM row.

Figure 10-9 : Example of Set Display Offset with no Remapping

	MUX ratio (A8h) = 128	MUX ratio (A8h) = 128	MUX ratio (A8h) = 90	MUX ratio (A8h) = 90
COM Pin	Display Offset (A2h)=0	Display Offset (A2h)=40	Display Offset (A2h)=0	Display Offset (A2h)=40
COM0	ROW0	ROW40	ROW0	ROW40
COM1	ROW1	ROW41	ROW1	ROW41
COM2	ROW2	ROW42	ROW2	ROW42
COM3	ROW3	ROW43	ROW3	ROW43
.
.
COM48	ROW48	ROW88	ROW48	ROW88
COM49	ROW49	ROW89	ROW49	ROW89
COM50	ROW50	ROW90	ROW50	-
COM51	ROW51	ROW91	ROW51	-
.
.
COM86	ROW86	ROW126	ROW86	-
COM87	ROW87	ROW127	ROW87	-
COM88	ROW88	ROW0	ROW88	ROW0
COM89	ROW89	ROW1	ROW89	ROW1
COM90	ROW90	ROW2	-	ROW2
COM91	ROW91	ROW3	-	ROW3
.
.
COM124	ROW124	ROW36	-	ROW36
COM125	ROW125	ROW37	-	ROW37
COM126	ROW126	ROW38	-	ROW38
COM127	ROW127	ROW39	-	ROW39
Display Example				

10.15 Set Display Mode (A4h ~ A7h)

These are single byte commands and are used to set display status to Normal Display, Entire Display ON, Entire Display OFF or Inverse Display.

- Normal Display (A4h)
Reset the “Entire Display ON, Entire Display OFF or Inverse Display” effects and turn the data to ON at the corresponding gray level. Figure 10-10 shows an example of Normal Display.

Figure 10-10 : Example of Normal Display



- Set Entire Display ON (A5h)
Force the entire display to be at gray scale level GS15, regardless of the contents of the display data RAM. Figure 10-11

Figure 10-11 : Example of Entire Display ON



- Set Entire Display OFF (A6h)
Force the entire display to be at gray scale level GS0, regardless of the contents of the display data RAM. Figure 10-12

Figure 10-12 : Example of Entire Display OFF



- Inverse Display (A7h)
The gray scale level of display data are swapped such that “GS0” <-> “GS15”, “GS1” <-> “GS14”, etc. Figure 10-13 shows an example of inverse display.

Figure 10-13 : Example of Inverse Display



10.16 Set MUX Ratio (A8h)

This double byte command sets multiplex ratio (MUX ratio) from 16MUX to 128MUX. In POR, multiplex ratio is 128MUX. Please refer to Figure 10-8 and Figure 10-9 for the example of setting different MUX ratio.

10.17 Set Sleep Mode ON/OFF (AEh / AFh)

These single byte commands are used to turn the matrix display on the OLED panel display either ON or OFF. When the sleep mode is set to ON (AEh), the display is OFF, the segment and common output are in high impedance state and circuits will be turned OFF. When the sleep mode is set to OFF (AFh), the display is ON.

10.18 Set Phase Length (B1h)

In the second byte of this double command, lower nibble and higher nibble is defined separately. The lower nibble adjusts the phase length of Reset (phase 1). The higher nibble is used to select the phase length of first pre-charge phase (phase 2). The phase length is ranged from 1 to 16 DCLK's.

RESET for A[3:0] is set to 3h which means 4 DCLK's selected for Reset phase. POR for A[7:4] is set to 5h which means 6 DCLK's is selected for first pre-charge phase. Please refer to Table 9-1 for detail breakdown levels of each step.

10.19 Set Frame Frequency (B2h)

This double byte command is used to set the number of DCLK's per row between the range of 14h and 7Fh. Then the Frame frequency of the matrix display is equal to DCLK frequency / A[6:0].

10.20 Set Front Clock Divider / Oscillator Frequency (B3h)

This double command is used to set the frequency of the internal display clocks, DCLK's. It is defined by dividing the oscillator frequency by the divide ratio (Value from 1 to 16). Frame frequency is determined by divide ratio, number of display clocks per row, MUX ratio and oscillator frequency. The lower nibble of the second byte is used to select the oscillator frequency. Please refer to Table 9-1 for detail breakdown levels of each step.

10.21 Set Default Gray Scale Table (B7h)


This single byte command is used to set the gray scale table to initial default setting.

10.22 Look Up Table for Gray Scale Pulse width (B8h)

This command is used to set each individual gray scale level for the display. Except gray scale level GS0 that has no pre-charge and current drive, each gray scale level is programmed in the length of current drive stage pulse width with unit of DCLK. The longer the length of the pulse width, the brighter the OLED pixel when it's turned ON.

The setting of gray scale table entry can perform gamma correction on OLED panel display. Normally, it is desired that the brightness response of the panel is linearly proportional to the image data value in display data RAM. However, the OLED panel is somehow responded in non-linear way. Appropriate gray scale table setting like example below can compensate this effect.

Figure 10-14 : Example of gamma correction by gray scale table setting



10.23 Set Second Pre-charge period (BBh)

This double byte command is used to set the phase 3 second pre-charge period. The period of phase 3 can be programmed by command BBh and it is ranged from 0 to 15 DCLK's. Please refer to Table 9-1 : Command Table for the details of setting.

10.24 Set First Pre-charge voltage, V_P (BCh)

This double byte command is used to set phase 2 first pre-charge voltage level. It can be programmed to set the first pre-charge voltage reference to V_{CC} or V_{COMH} . Please refer to Table 9-1 for detail information and breakdown levels of each step.

10.25 Set V_{COMH} (BEh)

This double byte command sets the high voltage level of common pins, V_{COMH} . The level of V_{COMH} is programmed with reference to V_{CC} . Please refer to Table 9-1 for detail information and breakdown levels of each step.

10.26 No Operation (E3h)

This is a no operation command.

10.27 Set Command Lock (FDh)

This command is used to lock the MCU from accepting any command.

11 MAXIMUM RATINGS

Table 11-1 : Maximum Ratings (Voltage Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage	-0.3 to +4.0	V
V_{DDIO}		-0.3 to +4.0	V
V_{CC}		0 to 18.0	V
V_{COMH}	Supply Voltage/Output voltage	0 to 16.0	V
-	SEG/COM output voltage	0 to 16.0	V
V_{in}	Input voltage	$V_{SS}-0.3$ to $V_{DD}+0.3$	V
T_A	Operating Temperature	-40 to +85	°C
T_{stg}	Storage Temperature Range	-65 to +150	°C

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section

12 DC CHARACTERISTICS

Conditions (Unless otherwise specified):

Voltage referenced to V_{SS}

V_{DD} = 2.4 to 3.5V

V_{CC} = 12V

V_{CI} = 3.5V

T_A = 25°C

Table 12-1 : DC Characteristics

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
V _{CC}	Operating Voltage		9.0	12.0	16.0	V
V _{DD}	Logic Supply Voltage		2.4	3.0	3.5	V
V _{DDIO}	Power Supply for I/O pins		1.7	3.0	V _{DD}	V
V _{CI}	Charge Pump Supply Voltage		3.2	3.5	4.2	V
V _{ICON}	Icon Supply Voltage		6.4	7.0	8.4	V
V _{OH}	High Logic Output Level	I _{OUT} = 100uA, 3.3MHz	0.9 x V _{DDIO}	-	V _{DDIO}	V
V _{OL}	Low Logic Output Level	I _{OUT} = 100uA, 3.3MHz	0	-	0.1 x V _{DDIO}	V
V _{IH}	High Logic Input Level	I _{OUT} = 100uA, 3.3MHz	0.8 x V _{DDIO}	-	V _{DDIO}	V
V _{IL}	Low Logic Input Level	I _{OUT} = 100uA, 3.3MHz	0	-	0.2 x V _{DDIO}	V
I _{DD, SLEEP}	Sleep mode Current	V _{DD} = 3.0V, Display OFF, No panel attached	-5	0	5	uA
I _{CC, SLEEP}	Sleep mode Current	V _{DD} = 3.0V, Display OFF, No panel attached	-5	0	5	uA
I _{DD}	V _{DD} Supply Current	V _{DD} = 3.0V, Display ON, All 1's Contrast = 80h, No panel attached	50	72	80	uA
I _{CC}	V _{CC} Supply Current	V _{DD} = 3.0V, Display ON, All 1's Contrast = 80h, No panel attached	900	980	1100	uA
I _{DD}	V _{DD} Supply Current	V _{DD} = 3.0V, Display ON, All 0's Contrast = 80h, No panel attached	40	61	70	uA
I _{CC}	V _{CC} Supply Current	V _{DD} = 3.0V, Display ON, All 0's Contrast = 80h, No panel attached	210	240	250	uA
I _{SEG}	Segment Output Current Setting: V _{DD} = 3.0V, I _{REF} = 10uA, All 1's pattern, Display ON, Segment pin under test is connected with a 20K Ω resistive load to V _{SS} .	Contrast = FFh	290	320	350	uA
		Contrast = AFh	200	220	240	uA
		Contrast = 5Fh	110	120	130	uA
		Contrast = 0Fh	15	20	25	uA
Dev	Segment output current uniformity	Dev = (I _{SEG} - I _{MID})/I _{MID} where: I _{MID} = (I _{MAX} + I _{MIN})/2 I _{SEG} [0:127] = Segment current at contrast = FFh	-	-	±3	%
Adj. Dev	Adjacent pin output current uniformity (contrast = FFh)	Adj Dev = (I[n] - I[n+1]) / (I[n]+I[n+1])	-	±2.0	-	%
I _{CS}	Icon Segment Output Current Setting: V _{DD} = 3.0V, Icon Current Range = FFh, Individual Icon Current = 7Fh for all 64 icons. Icon segment pins under test is connected with a 20KΩ resistive load to V _{SS} .	V _{DD} = 3.0V, Display ON, No panel attached	120	132	140	uA
		V _{DD} = 3.0V, Display OFF, No panel attached	-5	0	5	uA

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
Icon Dev	Icon Segment Output Current Uniformity	$\text{Dev} = (I_{\text{SEG}} - I_{\text{MID}}) / I_{\text{MID}}$ <p>where: $I_{\text{MID}} = (I_{\text{MAX}} + I_{\text{MIN}}) / 2$</p> $I_{\text{SEG}}[0:127] = \text{Segment current at contrast} = \text{FFh}$	-	-	±3	%
Icon Adj. Dev	Adjacent pin output current uniformity	$\text{Adj Dev} = (I[n] - I[n+1]) / (I[n] + I[n+1])$	-	±2.0	--	%

13 AC CHARACTERISTICS

Conditions (Unless otherwise specified):

Voltage referenced to V_{SS}

$V_{DD} = V_{DDIO} = 2.4$ to $3.5V$

$V_{CC} = 9$ to $18V$

$T_A = 25^{\circ}C$

Table 13-1 : AC Characteristics

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
$F_{OSC}^{(1)}$	Oscillation Frequency of Display Timing Generator	$V_{DD} = 3.0V$	-	500	-	KHz
F_{FRM}	Frame Frequency	Display ON, Internal Oscillator Enabled	-	$F_{OSC} \times 1 / (D \times K \times N)$ (2)	-	Hz

Note

(1) Fosc stands for the frequency value of the internal oscillator

(2) D stands for divide ratio

K stands for total number of display clocks per row defined by command B2h

N stands for number of MUX selected by command A8h

Conditions:


$$V_{DD} \sim V_{SS} = 2.4 \text{ to } 3.5\text{V}$$

$$T_A = 25^\circ\text{C}$$

Table 13-2 : 6800-Series MPU Parallel Interface Timing Characteristics

Symbol	Parameter	Min	Typ	Max	Unit
t_{cycle}	Clock Cycle Time	300	-	-	ns
t_{AS}	Address Setup Time	0	-	-	ns
t_{AH}	Address Hold Time	0	-	-	ns
t_{DSW}	Write Data Setup Time	40	-	-	ns
t_{DHW}	Write Data Hold Time	15	-	-	ns
t_{DHR}	Read Data Hold Time	20	-	-	ns
t_{OH}	Output Disable Time	-	-	70	ns
t_{ACC}	Access Time	-	-	140	ns
PW_{CSL}	Chip Select Low Pulse Width (read)	120	-	-	ns
	Chip Select Low Pulse Width (write)	60	-	-	ns
PW_{CSH}	Chip Select High Pulse Width (read)	60	-	-	ns
	Chip Select High Pulse Width (write)	60	-	-	ns
t_R	Rise Time	-	-	15	ns
t_F	Fall Time	-	-	15	ns

Figure 13-1: 6800-series MPU parallel interface characteristics



Conditions:


$$V_{DD} \sim V_{SS} = 2.4 \text{ to } 3.5V$$

$$T_A = 25^\circ C$$

Table 13-3 : 8080-Series MPU Parallel Interface Timing Characteristics

Symbol	Parameter	Min	Typ	Max	Unit
t_{cycle}	Clock Cycle Time	300	-	-	ns
t_{AS}	Address Setup Time	0	-	-	ns
t_{AH}	Address Hold Time	0	-	-	ns
t_{DSW}	Write Data Setup Time	40	-	-	ns
t_{DHW}	Write Data Hold Time	15	-	-	ns
t_{DHR}	Read Data Hold Time	20	-	-	ns
t_{OH}	Output Disable Time	-	-	70	ns
t_{ACC}	Access Time	-	-	140	ns
PW_{CSL}	Chip Select Low Pulse Width (read)	120	-	-	ns
	Chip Select Low Pulse Width (write)	60	-	-	ns
PW_{CSH}	Chip Select High Pulse Width (read)	60	-	-	ns
	Chip Select High Pulse Width (write)	60	-	-	ns
t_R	Rise Time	-	-	15	ns
t_F	Fall Time	-	-	15	ns

Figure 13-2 : 8080-series MPU parallel interface characteristics



Conditions:


$$V_{DD} \sim V_{SS} = 2.4 \text{ to } 3.5\text{V}$$

$$T_A = 25^\circ\text{C}$$

Table 13-4 : Serial Interface Timing Characteristics

Symbol	Parameter	Min	Typ	Max	Unit
t_{cyc}	Clock Cycle Time	250	-	-	ns
t_{AS}	Address Setup Time	150	-	-	ns
t_{AH}	Address Hold Time	150	-	-	ns
t_{CSS}	Chip Select Setup Time	120	-	-	ns
t_{CSH}	Chip Select Hold Time	60	-	-	ns
t_{DSW}	Write Data Setup Time	100	-	-	ns </td
t_{DHW}	Write Data Hold Time	100	-	-	ns
t_{CLKL}	Clock Low Time	100	-	-	ns
t_{CLKH}	Clock High Time	100	-	-	ns
t_R	Rise Time	-	-	15	ns
t_F	Fall Time	-	-	15	ns

Figure 13-3 : Serial interface characteristics



14 APPLICATION EXAMPLES

Figure 14-1 : Application Example for SSD1329 8-bit 6800-parallel interface mode




Figure 14-2 : Application Example for SSD1329 8-bit 8080-parallel interface mode




Figure 14-3 : Application Example for SSD1329 8-bit SPI-serial interface mode

The configuration for 8-bit SPI-serial interface mode, externally V_{CC} is shown in the following diagram: ($V_{DD} = V_{DDIO} = 3.0V$, $V_{CC} = 12.0V$, $V_{CI} = 3.5V$, $I_{REF} = 10\mu A$)





Figure 14-4 : Application Example for SSD1329 when hard icons are not used.

The configuration for 8-bit SPI-serial interface mode, externally V_{CC} is shown in the following diagram: ($V_{DD} = V_{DDIO} = 3.0V$, $V_{CC} = 12.0V$, $I_{REF} = 10\mu A$)



Pin connected to MCU interface: D[7:0], E, R/W#, D/C#, RES#, CS#

Pin internally connected to V_{DDIO} : CLS

Pin externally connected to V_{DDIO} : BS2

Pin externally connected to V_{SS} : V_{LSS} , V_{CHS} , BS0, BS1

Pin floated: GPIO0, GPIO1, TR0, TR1, TR2, TR3

C1 ~ C5 and C7: 1 μ F in which C1, C4 have to be tantalum capacitors

C6: 2 μ F in which C6 has to be tantalum capacitor

Voltage at $I_{REF} = V_{DD} - 1.00V$


$R_{REF} = (V_{DD} - 1.00) / I_{REF} = (3.00 - 1.00)V / 10\mu A = 200K\Omega$

$R2 = 33\Omega$

15 PACKAGE INFORMATION

15.1 SSD1329Z Die Tray Information

Figure 15-1 : Die Tray Information




	Spec	
	mm	(mil)
W1	76.00 ± 0.1	(2992)
W2	68.00 ± 0.1	(2677)
W3	68.30 ± 0.1	(2689)
X1	4.00 ± 0.1	(157)
Y1	1.25 ± 0.1	(49)
Px	16.30 ± 0.05	(642)
Py	2.90 ± 0.05	(114)
X	13.56 ± 0.05	(534)
Y	1.65 ± 0.05	(65)
Z	0.61 ± 0.05	(24)
N	88	

Remark

1. Depth of text: Max. 0.1mm
2. Tray material: ABS
3. Tray color code: Black
4. Surface resistance $10^9 \sim 10^{11} \Omega$
5. Tray warpage: Max 0.10mm
6. Unspecifier dim's tolerance: $\pm 0.15\text{mm}$
7. Pocket size: 13.56 x 1.65 x 0.61mm





15.2 SSD1329U1 Detail Dimension

Figure 15-2 : SSD1329U1 detail dimension




NOTE:

1. GENERAL TOLERANCE: $\pm 0.05\text{MM}$
2. MATERIAL
 - PI: $38\pm 4\mu\text{M}$
 - CU: $8\pm 2\mu\text{M}$
 - SR: $15\pm 10\mu\text{M}$, SR TOLERANCE ± 0.2
3. AU/Ni PLATING: AU $0.4\pm 0.1\mu\text{M}$
Ni $0.5\pm 0.1\mu\text{M}$
4. TAP SITE: 8 SPH, 38MM



Detail B
Scale : 10x
Tolerance: ± 0.03



Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typical" must be validated for each customer application by the customer's technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.

<http://www.solomon-systech.com>