## TRINAMIC

## TMC332 - DATA SHEET <br> Micro step sequencer with integrated PWM units for 2-phase and 3-phase motors with closed loop current regulator

## MOTION CONTROL

TRINAMIC ${ }^{\circledR}$ Motion Control GmbH \& Co. KG
Sternstraße 67
D - 20357 Hamburg
GERMANY


## www.trinamic.com

## 1 Features

The TMC332 is a high resolution micro step sequencer with integrated sine wave look-up table and integrated PWM units. The TMC332 can control both, 2-phase stepper motors and 3-phase stepper motors. The TMC332 has two alternative step direction interfaces - a classical two wire step/direction interface and a SPI step direction interface for the TMC428 driver chain. An Internal micro step counter with programmable step width makes the handling of physical units comfortable. Parameterizing the TMC428 and the TMC332 takes place over a common SPI micro controller interface.

- micro step sequencer for smooth motion applications
- 2-phase stepper motor control
- 3-phase stepper motor control
- 9 bit PWM units
- 9 bit sine wave look-up table
- 8 bit PWM scaler
- 4 bit PWM sub-modulation for scaling quantization compensation
- programmable break-before-make timing
- classical two wire step direction interface
- driver chain step direction interface for TMC428
- common SPI interface for parameterizing of TMC332 and TMC428
- Integrated Current Measurement ADC (just two TLC374, one LM324 and some RC required)
- Integrated Current Regulation
- Manual or automatic micro-/full step switching for higher speeds
- 16 MHz clock frequency
- operation with 3.3 V compatible IOs / 1.5V core voltage
- available in FBGA144 package


## Life support policy

TRINAMIC Motion Control GmbH \& Co. KG does not authorize or warrant any of its products for use in life support systems, without the specific written consent of TRINAMIC Motion Control GmbH \& Co. KG.

Life support systems are equipment intended to support or sustain life, and whose failure to perform, when properly used in accordance with instructions provided, can be reasonably expected to result in personal injury or death.

Information given in this data sheet is believed to be accurate and reliable. However no responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties which may result from its use.

Specifications subject to change without notice.

## 2 Table of Contents

1 FEATURES ..... 1
2 TABLE OF CONTENTS ..... 3
3 TABLE OF FIGURES ..... 4
4 TABLE OF TABLES ..... 4
5 PINNING ..... 5
5.1 Package Outlines and Dimensions ..... 7
5.1.1 TMC332-BC - Fine Pitch BGA Package with 144 Balls (FBGA144) ..... 7
6 GENERAL DESCRIPTION ..... 8
6.1 CHIPSET CONFIGURATION OUTLINES ..... 9
7 APPLICATION CIRCUIT NOTES. ..... 10
7.1 SPI CHAIN DETAILS ..... 10
7.2 Gate control output polarity (PH, PL PINS) ..... 10
7.3 ENCODER INPUT PINS ..... 10
7.4 CURRENT REGULATION PINS ..... 10
7.5 OVER CURRENT PROTECTION ..... 10
7.6 StANDALONE PINS ..... 11
7.6.1 Configuration input description ..... 11
7.7 SCHEMATICS ..... 13
7.8 Selecting the external components ..... 14
8 REGISTER DESCRIPTION ..... 15
8.1 SPI COMMUNICATION EXAMPLES ..... 19
8.2 FULL INITIALIZATION EXAMPLE ..... 19
9 PARAMETERIZING THE TMC332. ..... 20
9.1 Position counter (Address \$00 TO \$02) ..... 20
9.1.1 Additional notes ..... 20
9.1.2 Example ..... 20
9.2 MICRO STEP WIDTH (ADDRESS \$03 AND \$04) ..... 20
9.2.1 Additional notes ..... 20
9.2.2 Examples ..... 20
9.3 PWM settings (Address $\$ 06$ And \$07) ..... 21
9.3.1 Additional notes ..... 21
9.3.2 Example ..... 21
9.4 ABN encoder interface (Address \$09, \$OA and \$10 TO \$12) ..... 22
9.4.1 Additional notes ..... 22
9.4.2 Encoder constant. ..... 22
9.4.3 Encoder Clear Mode ..... 22
9.4.4 Encoder compare registers. ..... 23
9.4.5 Examples ..... 23
9.5 CURRENT MEASUREMENT AND CURRENT REGULATOR (ADDRESS \$OB TO \$OD) ..... 23
9.5.1 Additional notes ..... 24
9.5.2 Example ..... 24
9.6 AUTOMATIC MICRO-/FULL STEP SWITCHING (AdDress \$OE) ..... 24
9.6.1 Additional notes ..... 25
9.6.2 Example ..... 25
9.7 CALCULATION OF ROTATIONAL SPEED ..... 25
9.7.1 Example for high rotational speeds ..... 26
10 NOTATION OF NUMBER SYSTEMS. ..... 26
11 REVISION HISTORY ..... 27

## 3 Table of Figures

Figure 1: Package Outline Drawing FBGA144 - (JEDEC MO-192 VAR DAD-1) ................................... 7
Figure 2: TMC332 Functional Block Diagram .......................................................................................... 8
Figure 3: Outline of a typical TMC332 setup with TMC428 and $\mu \mathrm{C}$........................................................ 9
Figure 4: Outline of a TMC332 Setup with TMC457 and $\mu \mathrm{C}$................................................................. 9
Figure 5: Schematic with over current detection circuit........................................................................ 13
Figure 6: Example layout with TMC603 ................................................................................................. 14
Figure 7: Effects of the Encoder clear mode bits ................................................................................. 23
Figure 8: Full step chopper modes....................................................................................................... 25

## 4 Table of Tables

Table 5-1: TMC332-FG144 Pinning ....................................................................................................... 6
Table 5-2: Dimensions of FBGA144 (Note: BSC = Basis Spacing Between Centers) ........................... 7
Table 8-1: TMC332 register address mapping (read access)............................................................... 15
Table 8-2: TMC332 register address mapping (write access) .............................................................. 16
Table 8-3: TMC332 functional register description ............................................................................... 18
Table 9-1: Description of the enc_clr_mode bits .................................................................................. 22

## 5 Pinning

A single package variant (BGA FG144, 0.5 mm pitch) is available for the TMC332. For proper operation, it is strongly recommended to connect all power and ground pins (3.3V, 1.5V, GND).

| Pin | FG144 | I/O | Description |  |
| :---: | :---: | :---: | :---: | :---: |
| NRST | F1 | I | low active reset input |  |
| CLK | G1 | I | clock input |  |
| nEN | H2 | I | low active enable input, $\mathrm{nEN=}$ '1' disables all gate control signals equivalent to OVC |  |
| nSCS | M3 | I | Iow active SPI chip select input of the TMC332 driven from $\mu \mathrm{C}$ |  |
| nSCS_428 | L4 | I | low active SPI chip select input driven from $\mu \mathrm{C}$ to select the TMC428 |  |
| SCK | M4 | I | serial data clock input driven from $\mu \mathrm{C}$ |  |
| SDI | M5 | 1 | serial data input driven from $\mu \mathrm{C}$ |  |
| SDO_OF_428 | L6 | 1 | input driven by the SDO_C of the TMC428 |  |
| SDO | M6 | $\begin{gathered} \mathrm{O} / \\ \mathrm{Z} \end{gathered}$ | serial data output to $\mu \mathrm{C}$ (from TMC332 or TMC428, depending on nSCS / nSCS 428) |  |
| STP | J1 | 1 | step pulse input (logical ored with internal STEP pulse via TMC428 SPI driver chain) |  |
| DIR | K1 | 1 | direction input (logical ored with internal STEP pulse via TMC428 SPI driver chain) |  |
| nSCS DRV | M8 | I | Iow active SPI chip select input driven from TMC428 (driver by nSCS_S) |  |
| SCK_DRV | L8 | 1 | serial data clock input driven from TMC428 (driven by SCK_S) |  |
| SDI_DRV | M7 | 1 | serial data input driven from TMC428 (driven by SDO_S) |  |
| SDO_DRV | L7 | O | serial data output to TMC428 SDI_S or to next SPI driver within chain (SDI) |  |
| PH | A4 | 1 | gate control high side, 0 : low active gate control / 1: high active gate control |  |
| PL | B4 | 1 | gate control low side, 0 : low active gate control / 1 : high active gate control |  |
| OVC_PH | K12 | I | high side gate control outputs T1H, T2H, T3H, T4H on OVC condition |  |
| OVC_PL | K11 | 1 | Iow side gate control outputs T1L, T2L, T3L, T4L on OVC condition |  |
| OVC_DISABLE | J11 | 1 | high active OVC input (from comparator output that is high on OVC condition) |  |
| OVC_NDISABLE | J12 | 1 | Iow active OVC input (from comparator output that is low on OVC condition) |  |
| OVC | H11 | O | over current status ( 0 : no over current condition / 1: over current condition) |  |
| SHAFT | A3 | 1 | direction of motion clockwise / counter clockwise, direction depends on motor |  |
| nXY_UVW | B3 | 1 | '0' : selects two phase stepper scheme | '1': : selects three phase stepper scheme |
| T1H | A5 | O | T1H_Y2 2 <br> T1L_Y2  | deactivated (level depending on PL) |
| T1L | B5 | O |  | deactivated (level depending on PH) |
| T2H | B6 | O | T2H_Y1  <br> T2L Y1  | W |
| T2L | C6 | O |  |  |
| T3H | A7 | O | T3H_X2 ${ }^{\text {2 }}$ | V |
| T3L | B7 | O | T3L_X2 |  |
| T4H | B8 | O | T4H_X1  <br> T4L_X1  | U |
| T4L | A9 | O |  |  |
| ENC_A | C1 | 1 | 3.3V input for incremental encoder signal A (a pull up-resistor might be required) |  |
| ENC_B | D1 | 1 | 3.3 V input for incremental encoder signal B (a pull up-resistor might be required) |  |
| ENC_N | D2 | 1 | 3.3 V input for incremental encoder signal N (a pull up-resistor might be required) |  |
| ENC_O_1 | M2 | O | Encoder compare output 1 |  |
| ENC_O_2 | L3 | O | Encoder compare output 2 |  |
| ENC_O_3 | K4 | O | Encoder compare output 3 |  |
| RRC | A11 | O | RC control for current measurement |  |
| COMP_ADC | B10 | O | RC control for current measurement/limiting |  |
| COMP_PWM | A10 | O | RC control for current limiting |  |
| CMP1P | C11 | I | Positive comparator input for phase Y2 |  |
| CMP1N | C12 | 1 | Negative comparator input for phase Y2 |  |
| CMP2P | D11 | 1 | Positive comparator input for phase W/Y1 |  |
| CMP2N | D12 | 1 | Negative comparator input for phase W/Y1 |  |
| CMP3P | E11 | 1 | Positive comparator input for phase V/X2 |  |
| CMP3N | E12 | I | Negative comparator input for phase V/X2 |  |
| CMP4P | F11 | 1 | Positive comparator input for phase U/X1 |  |
| CMP4N | F12 | 1 | Negative comparator input for phase U/X1 |  |
| STDBY | F3 | 1 | Standby current enable (power down mode) |  |
| STANDALONE_EN | H6 | I | Enable standalone mode (settings via SC_* inputs) |  |
| SC_FS_CUR_0 | F9 | I | Standalone mode configuration, Fullstep mode current, bit 0 |  |
| SC_FS_CUR_1 | G9 | I | Standalone mode configuration, Fullstep mode current, bit 1 |  |
| SC_FS_THRS_0 | E8 | 1 | Standalone mode configuration, Fullstep mode threshold, bit 0 |  |
| SC_FS_THRS_1 | F8 | I | Standalone mode configuration, Fullstep mode threshold, bit 1 |  |
| SC_FS_THRS_2 | G8 | I | Standalone mode configuration, Fullstep mode threshold, bit 2 |  |
| SC_P_REG_CUR_0 | J9 | 1 | Standalone mode configuration, Current regulator target, bit 0 |  |
| SC_P_REG_CUR_1 | K9 | I | Standalone mode configuration, Current regulator target, bit 1 |  |


| SC_P_REG_P_0 | H7 | 1 | Standalone mode configuration, Current regulator P parameter, bit 0 |
| :---: | :---: | :---: | :---: |
| SC_P_REG_P_1 | H8 | I | Standalone mode configuration, Current regulator P parameter, bit 1 |
| SC_PD_AMOUNT_0 | E2 | I | Standalone mode configuration, power down mode, bit 0 |
| SC_PD_AMOUNT_1 | E3 | I | Standalone mode configuration, power down mode, bit 1 |
| SC_PHI_0 | D9 | I | Standalone mode configuration, phi setting (microstepping), bit 0 |
| SC_PHI_1 | D10 | 1 | Standalone mode configuration, phi setting (microstepping), bit 1 |
| SC_PWM_AMPL_0 | J5 | I | Standalone mode configuration, pwm amplitude, bit 0 |
| SC_PWM_AMPL_1 | J6 | I | Standalone mode configuration, pwm amplitude, bit 1 |
| SC_PWM_AMPL_2 | K5 | I | Standalone mode configuration, pwm amplitude, bit 2 |
| SC_PWM_AMPL_3 | K6 | I | Standalone mode configuration, pwm amplitude, bit 3 |
| SC_SD_SEL_0 | G11 | I | Standalone mode configuration, slow decay mode setting, bit 0 |
| SC_SD_SEL_1 | G12 | I | Standalone mode configuration, slow decay mode setting, bit 1 |
| 1V5 | $\begin{gathered} \text { A8, C4, E1, } \\ \text { E10, G3, } \\ \text { H1, H5, } \\ \text { H12, J7 } \\ \hline \end{gathered}$ |  | 1.5 V core supply voltage (all pins have to be connected proper operation) |
| 3V3 | $\begin{gathered} \text { A2, B12, } \\ \text { E4, E6, E7, } \\ \text { E9, H10, } \\ \text { J3, L2, L5, } \\ \text { L11, M10 } \end{gathered}$ |  | 3.3 V IO supply voltage (all pin have to be connected for proper operation) |
| GND | A1, A6, A12, B2, B11, F2, F5, F6, F7, F10, G2, G5, G6, G7, K7, K10, L1, L10, L12, M1, M11, M12 |  | ground (all pins have to be connected for proper operation) |
| reserved | $\begin{gathered} \hline \mathrm{B} 1, \mathrm{~B} 9, \mathrm{C} 2, \\ \mathrm{C} 3, \mathrm{C} 5, \mathrm{C} 7, \\ \text { C8, C9, } \\ \text { C10, D3, } \\ \text { D4, D5, D6, } \\ \text { D7, D8, E5, } \\ \text { F4, G4, } \\ \text { G10, H3, } \\ \text { H4, H9, J2, } \\ \text { J4, J8, J10, } \\ \text { K2, K3, K8, } \\ \text { L9, M9 } \end{gathered}$ |  | not connected, may be used in the future do not connect |

Table 5-1: TMC332-FG144 Pinning

### 5.1 Package Outlines and Dimensions

### 5.1.1 TMC332-BC - Fine Pitch BGA Package with 144 Balls (FBGA144)



Figure 1: Package Outline Drawing FBGA144 - (JEDEC MO-192 VAR DAD-1)

| Symbol | Dimensions in MILLIMETERS |  |  | Dimensions in INCHES |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | 1.35 | 1.45 | 1.55 |  |  |  |
| A1 | 0.35 | 0.40 | 0.45 |  |  |  |
| A2 | 0.65 | 0.70 | 0.75 |  |  |  |
| aaa |  | 0.12 |  |  |  |  |
| b | 0.45 | 0.50 | 0.55 |  |  |  |
| bbb |  | 0.25 |  |  |  |  |
| c | - | 0.35 | - |  |  |  |
| CCC |  | 0.35 |  |  |  |  |
| D | 12.80 | 13.00 | 13.20 |  |  |  |
| D1 |  | . 00 BS |  |  |  |  |
| D2 | 12.80 | 13.00 | 13.20 |  |  |  |
| E | 12.80 | 13.00 | 13.20 |  |  |  |
| E1 |  | . 00 BS |  |  |  |  |
| E2 | 12.80 | 13.00 | 13.20 |  |  |  |
| e |  | 1.00 |  |  |  |  |

Table 5-2: Dimensions of FBGA144 (Note: BSC = Basis Spacing Between Centers)

## 6 General Description

The functional block structure of the TMC332 is given by Figure 2. The TMC332 is equipped with two step direction interfaces processed by the micro step sequencer. The micro step width can be programmed in a wide range with a high resolution. Together with the additional 32 bit position counter, one can easily realize stepping within physical units. The TMC428 step direction interface of the TMC332 is directly compatible to the driver chain interface of the TMC428. The other step direction interface is a classical two wire step direction interface. The parameterizing of the TMC332 takes place via a separate four wire serial interface (SPI) for microcontroller access to the internal register (Control Logic / Register Bank). The integrated sine wave look up table (SIN LUT) can output either two sine waves with a phase shift of $90^{\circ}$ for two phase stepper motors or three sine waves with $+/-120^{\circ}$ phase shift for three phase stepper motors. The gate control block provides the gate control signals for the power stage half bridges, including programmable break-before-make timing and over current protection. PWM frequency and brake-before-make timing are programmable.
Incremental encoders with ABN output can be connected to the TMC332 to evaluate the physical motor position. Three output lines are available to trigger external actions when previously set encoder positions are reached.
The TMC332 also contains a current measurement unit and a current regulator, requiring only a few inexpensive external components.


Figure 2: TMC332 Functional Block Diagram

### 6.1 Chipset Configuration Outlines



Figure 3: Outline of a typical TMC332 setup with TMC428 and $\mu \mathrm{C}$


Figure 4: Outline of a TMC332 Setup with TMC457 and $\mu \mathrm{C}$

## 7 Application circuit notes

### 7.1 SPI chain details

When using the TMC428 to drive the TMC332, the SDO line of the SPI bus, leading to the microcontroller is shared between the TMC332 and the TMC428. Usually the TMC428 requires external logic if the SPI bus has to be shared with other ICs. To avoid another IC, the TMC332 includes logic which switches the SDO signal of the TMC428 through as long as the nSCS428 input is low (active). In all other conditions, the line uses the SDO signal of the TMC332. This means that both chips are connected parallel with distinct chip select lines. That makes it possible to send small datagrams either to the TMC428 or to the TMC332 instead of having to send a large datagram through a daisy chain of both chips.
Since it makes no sense to write the same data to both chips at once, only one chip select line should be active. If both chip select lines are active and data is transferred, both chips will evaluate the data but only the output of the TMC428 will be returned.
If the step/direction input is used, the nSCS_428 pin should be connected to 3.3 V and the SDO_OF_428 pin should be connected to GND. When using a TMC428, the STP and DIR pins should be connected to GND.

### 7.2 Gate control output polarity (PH, PL pins)

The PH and PL pins define the polarity of the high- respectively low-side-gates of the bridges. When using non inverting gate drivers and N-MOSFETS on the high side and the low side, both pins would be tied to 3.3 V .
If one of the pins sets the wrong polarity, both transistors in the bridge would be switched at once and most probably trigger the over current protection. If both polarities are inverted, the short circuit state would only last as long as the break-before-make delay and if this time is too short to trigger the over current protection, this would lead to a high power consumption in the bridge transistors.

### 7.3 Encoder input pins

If no encoder is used in the application, the encoder input pins ENC_A, ENC_B and ENC_N pins should be connected to either GND or 3.3V.

### 7.4 Current regulation pins

If no current measurement/regulation and no full step mode is needed in the application circuit (when the motor is only operated at low speeds), the external current sensing parts can be omitted. In this case, the comparator inputs (CMPnP and CMPnN, with $n=1,2,3,4$ ) should be connected to GND.
If full step mode is needed, all inputs should be connected together and should be high, as long as the motor current is too high (The bridges are turned on while no input is high, where CMP1P/N are not evaluated in three phase stepper mode and the phases are evaluated separately in two phase stepper mode).

### 7.5 Over current protection

An external signal, either created by another integrated circuit or by some discrete components can be used to detect over current conditions in the motor power path. The TMC332 provides two complementary inputs, which disable the bridges immediately. This over current condition is not reset automatically but needs a SPI datagram to be sent to the TMC332. The datagram contains the set $O$ (clear over current condition) bit: \$88 000001
Usually only one of the two inputs is used and the other is tied to GND or 3.3 V , to disable its function:

| Over current signal active level | OVC_DISABLE | OVC_NDISABLE |
| :--- | :--- | :--- |
| low | GND | signal |
| high | signal | 3.3 V |

The state of the high and low side outputs during an over current condition is defined by the OVC_PH and OVC_PL pins, which work equivalent to the PH and PL pins.
The pin OVC is a representation of the over current flag in the register bank and can be used to trigger an interrupt in a microcontroller.

### 7.6 Standalone pins

When using the standalone mode (external configuration), the STANDALONE_EN pin has to be connected to 3.3 V and the $\mathrm{SC}_{-}^{*}$ inputs have to be connected to 3.3 V or GND to set the needed values. The exact function of these pins is explained below.
When using the classic configuration mode via the SPI bus, the STANDALONE_EN pin has to be connected to GND.
In standalone mode, the SC_* inputs override some settings in the register bank.

### 7.6.1 Configuration input description

The numbers of the inputs with the same name are the bit numbers, where bit 0 is the LSB. The binary value 0 represents $0 \mathrm{~V} / \mathrm{GND}$ and 1 represents 3.3 V .

## SC_PWM_AMPL_*

The 4 bit value is used as the upper 4 bits of the 8 bit pwm_ampl value. The lower 4 bits are set to 1 , resulting in 16 possible values from 15 to 255 in steps of 16 .

## SC_PHI_*

The four possible settings for PHI are:

| SC_PHI_O |  | phi | microstepping with 2 <br> phase stepper |
| :--- | :--- | :--- | :--- |
| $\mathbf{y}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |
| 0 | 0 | 1 | $256 x$ |
| 0 | 1 | 4 | $64 x$ |
| 1 | 0 | 16 | $16 x$ |
| 1 | 1 | 64 | $4 x$ |

## SC_PD_AMOUNT_*

The power down amount bits are the same as the stdby value in the register bank but the reduced power setting is used as long as one of the inputs is set high.

| SC_PD_AMOUNT |  | pwm_ampI / <br> current regulator target |
| :--- | :--- | :--- | :--- |
| $\mathbf{1}$ | $\mathbf{0}$ |  |
| 0 | 0 | ${ }^{*} 0.5$ |
| 0 | 1 | ${ }^{*} 0.25$ |
| 1 | 0 | ${ }^{*} 0.125$ |
| 1 | 1 |  |

## SC_P_REG_CUR_* and SC_P_REG_P_*

The current regulator is disabled as long as SC_P_REG_CUR_0 and SC_P_REG_CUR_1 are both 0. In other cases the current regulator is enabled and the $P$ parameter selected with SC_P_REG_P_* is used. The regulator tolerance is set to $12.5 \%$.

| SC_P_REG_CUR_ |  | current <br> regulator target |
| :--- | :--- | :--- | :--- |
| $\mathbf{y} \mathbf{1}$ | $\boldsymbol{0}$ |  |
| 0 | 0 | disabled |
| 0 | 1 | 40 |
| 1 | 0 | 60 |
| 1 | 1 | 80 |

The $P$ parameter is configured via the SC_P_REG_P inputs

| SC_P_REG_P_ |  | P parameter | equivalent setting <br> in register bank |  |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathbf{1}$ | $\mathbf{0}$ |  | $\$ 0008$ |  |  |  |
| 0 | 0 | $1 / 512$ | $\$ 0010$ |  |  |  |
| 0 | 1 | $1 / 256$ | $\$ 0020$ |  |  |  |
| 1 | 0 | $1 / 128$ | $\$ 0040$ |  |  |  |
| 1 | 1 | $1 / 64$ |  |  |  |  |

SC_FS_THRS_* and SC_FS_CUR _*
The manual/automatic full step switching is configured with the SC_FS_THRS_* inputs.

| SC_FS_THRS |  | Full step switching (threshold <br> equivalent to register bank) |  |  |
| :--- | :--- | :--- | :--- | :--- |
| $\mathbf{2}$ |  |  | $\mathbf{0}$ |  |
| 0 | 0 | 0 | always off |  |
| 0 | 0 | 1 | $\$ 10$ |  |
| 0 | 1 | 0 | $\$ 20$ |  |
| 0 | 1 | 1 | $\$ 30$ |  |
| 1 | 0 | 0 | $\$ 40$ |  |
| 1 | 0 | 1 | $\$ 80$ |  |
| 1 | 1 | 0 | $\$ C 0$ |  |
| 1 | 1 | 1 | always on |  |

Note that in "always on" mode the phi setting from the SC_PHI_* inputs is still active, meaning that more than one step pulse $(4 / 16 / 64 / 256)$ is needed to make the motor do one full step.

The SC_FS_CUR * inputs configure the current setting in full step mode.

| SC_FS_CUR |  | Setting equivalent <br> to register bank |
| :--- | :--- | :--- | :--- |
| $\mathbf{1}$ | $\boldsymbol{0}$ | 2 |
| 0 | 0 | 4 |
| 0 | 1 | 6 |
| 1 | 0 | 8 |
| 1 | 1 |  |

## SC_SD_SEL_*

The slow decay configuration inputs have the same functionality as the sl_d bits in the register bank.

| SC_SD_SEL_ |  | Setting equivalent to <br> register bank |
| :--- | :--- | :--- |
| $\mathbf{1}$ | $\boldsymbol{0}$ |  |
| 0 | 0 | no slow decay phase |
| 0 | 1 | $50 \%$ slow decay phase |
| 1 | 0 | $75 \%$ slow decay phase |
| 1 | 1 | $87.5 \%$ slow decay phase |

### 7.7 Schematics



Figure 5: Schematic with over current detection circuit

Figure 5 shows the external components of the TMC332 needed to drive a motor with current measurement/control and over current protection. Not shown are the SPI bus to access the register bank and the control hardware (TMC428 SPI or step/direction interface). The over current detection circuit in the $V_{M}$ line switches at approximately 5A.


Figure 6: Example layout with TMC603
When using the TMC603 as gate driver, the parts for the over current protection can be omitted as the signal is provided by the TMC603. One TMC603 is able to drive 3 half bridges, which is enough for a three phase motor. For a two phase motor, two TMC603 are required, where every TMC603 drives the half bridges of one motor phase. In that case the error outputs of the two TMC603 are both connected to the OVC_NDISABLE pin.

### 7.8 Selecting the external components

For different current requirements, the values of the external components can be adapted. The best way is to change the value of the sense resistor.
For good regulation results, the target current value should be around 80 but not higher than 90 . With a two phase motor, this equals a charging time of about $10 \mu \mathrm{~s}$ for the capacitor C . With the values in the example layouts ( $\mathrm{R} 2=150 \mathrm{k}, \mathrm{C}=1 \mathrm{nF}$ ), this results in a voltage of 0.22 V . With an $1 \mathrm{~A}(\mathrm{RMS})$ motor, a 0.15 Ohm sense resistor would create a 0.21 V sense voltage at 1.41 A peak phase current.
For three phase motors the charging time should be about $8.125 \mu \mathrm{~s}$, so the voltage is at 0.18 V . With a 6 A three phase motor, a 0.033 Ohm sense resistor would create 0.198 V sense voltage.

The operational amplifiers and the comparators can be different parts than LM324 and TLC374, but care should be taken with the comparators as they should have a low input bias current.

## 8 Register Description

The TMC332 is equipped with a set of registers for parameterizing. An overview of the registers is given in Table 8-2: TMC332 register address mapping and the detailed explanation follows in Table 8-3: TMC332 functional register description.
$\$ b 1$ describes the hexadecimal value of the first byte to send to the TMC332. It contains the $w$ bit which describes if data should be read (0) or written (1) followed by the seven address bits \%add. If the $w$ bit is 1 , the remaining 24 bits of the datagram contain the data that should be written to that address according to the table, if the $w$ bit is 0 for reading data from the TMC332, the value of the remaining bits is not important (don't care).


Table 8-1: TMC332 register address mapping (read access)

| 32 bit DATAGRAM to send from a $\mu \mathrm{C}$ to the TMC332 via pin SDI write access |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{array}{\|l\|} \hline 3 \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 3 \\ 0 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 2 \\ 9 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 2 \\ 8 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 2 \\ 7 \end{array}$ | $\begin{aligned} & 2 \\ & 6 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline 2 \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 2 \\ 4 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 2 \\ 3 \\ \hline \end{array}$ | $\begin{aligned} & 2 \\ & 2 \\ & \hline \end{aligned}$ |  | $\begin{array}{l\|} \hline 2 \\ 1 \\ \hline \end{array}$ | $\begin{aligned} & \hline 2 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 9 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline 1 \\ 8 \\ \hline \end{array}$ | $\begin{aligned} & 1 \\ & 7 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline 1 \\ 6 \\ \hline \end{array}$ |  |  | 1 | 1  <br> 3  | 1 <br> 2 | 11 | $\begin{array}{\|l\|} \hline 1 \\ 0 \\ \hline \end{array}$ | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| \$b1 | w | \%add |  |  |  |  |  |  | data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| \$80 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | x_I |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| \$81 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | x_h |  |  |  |  |  |  |  |
| \$82 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  |  |  | dx |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| \$83 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | phi_frac |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| \$84 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | phi_int |  |  |  |  |  |  |  |  |  |
| \$85 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | not in use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| \$86 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |  |  |  | sl_d |  | stdby |  |  | m | stdby_timeout |  |  |  |  |  |  |  |  | pwm_ampl |  |  |  |  |  |  |  |
| \$87 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |  |  |  |  |  | pwm_offs |  |  |  | $\begin{gathered} \text { pwm } \\ \mathrm{f} \end{gathered}$ |  |  |  |  |  | bbm_dly |  |  |  |
| \$88 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | status \& control ( $\mathrm{p}=$ phi_wr \& $\mathrm{h}=$ inhibit \& $\mathrm{O}=0 \mathrm{Vc}$ ) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| \$89 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |  |  |  |  |  |  |  |  |  |  |  |  | b | enc_acc_const_int |  |  |  |  |  |  |  |  | enc acc const frac |  |  |  |
| \$8A | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | c | t | enc_clr_mode |  |  |  |  |  |  |  |  |
| \$8B | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | not in use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| \$8C | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | r |  | targ_curr |  |  |  |  |  |  |
| \$8D | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |  |  |  |  |  | tolerance |  |  |  |  |  |  | p_parameter |  |  |  |  |  |  |  |  |  |  |  |  |  |
| \$8E | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |  |  |  |  |  |  | d | e | s |  |  |  | FS_targ_curr |  |  |  |  |  | FS_thr |  |  |  |  |  |  |  |
| \$8F | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | not in use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| \$90 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | enc_comp_1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| \$91 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | enc_comp_2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| \$92 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | enc_comp_3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| \$b1 | w | \%add |  |  |  |  |  |  | data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{array}{\|l} \hline 3 \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 3 \\ 0 \\ \hline \end{array}$ | $\begin{aligned} & 2 \\ & 9 \end{aligned}$ | $\begin{array}{\|l} 2 \\ 8 \\ \hline \end{array}$ | $\begin{array}{\|l\|l} \hline 2 \\ 7 \end{array}$ | $\begin{array}{l\|l\|} \hline 2 \\ 6 \\ \hline \end{array}$ | $\begin{array}{\|l} 2 \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 2 \\ 4 \\ \hline \end{array}$ | $\begin{aligned} & 2 \\ & 3 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} 2 \\ 2 \\ \hline \end{array}$ |  | $\begin{aligned} & 2 \\ & 1 \end{aligned}$ | $\begin{aligned} & 2 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 9 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline 1 \\ 8 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 1 \\ 7 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 1 \\ 6 \\ \hline \end{array}$ |  |  | $\begin{aligned} & 1 \\ & 4 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ 3 \\ \hline \end{array}$ | $\begin{aligned} & 1 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline 1 \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 1 \\ 0 \\ \hline \end{array}$ | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Table 8-2: TMC332 register address mapping (write access)
The x_I and x_h registers together form a 32 bit wide position counter.
The register dx holds the step width for the position counter.
For each micro step, a 34 bit wide register accumulates the micro step position by an amount of phi where phi is composed by an integer part phi_int and a fractional part phi_frac. With this, one can realize non-integer micro stepping. The most significant 10 bits of the micro step position register form the micro step pointer within the sine wave look-up table.
The register pwm_ampl controls the scaling of the PWM. An additional control bit named ' $m$ ' is for selection of a PWM modulation that gives a higher resolution at low values of pwm_ampl.
The pwm_f register controls the PWM frequency and the bbm_dly controls the brake-before-make timing.
The status and control register bits named ' $p$ ', ' $h$ ' are for enabling of the micro step counters to keep them consistent under every condition. The status bit 'o' indicates an over current condition.
The version of the TMC332 can be read out via a dedicated register.

| addr | r/w | register | bit(s) | functional description |
| :---: | :---: | :---: | :---: | :---: |
| \$00 | r | Position low | x_1 | read lower 24 bits of 32 bit physical position counter $X$, 1st read x_I followed by read x_h to get a consistent 32 bit position |
|  | w |  |  | set lower 24 bits of 32 bit physical position counter X |
| \$01 | r | Position high | x_h | read higher 8 bits of 32 bit physical position counter X , 1st read x I before you read x _ h to get a consistent 32 bit position |
|  | w |  |  | set higher 8 bits of 32 bit physical position counter $X$ |
| \$02 | w | Position step width | Dx | write the dx register, the value dx is added or substracted with each step according to the direction input |
| \$03 | r/w | micro step width, fractional part | phi_frac | 24 bit wide fractional part of the of the micro step width |
| \$04 | r/w | $\begin{aligned} & \text { Micro step width, } \\ & \text { integer part } \end{aligned}$ | phi_int | 10 bit wide integer part of the micro step width |
| \$06 | w | pwm amplitude | pwm_ampl | read PWM amplitude |
|  |  |  | m | enable PWM sub-modulation |
|  |  |  | sl_d | slow decay between PWM polarity changes sl_d = \%00 : no slow decay phase sl_d = \%01 : t $\mathrm{t}^{\star} 1 / 2$ slow decay phase sl_d = \%10 : t*3/4 slow decay phase sl $d=\% 11$ : $t^{\star} 7 / 8$ slow decay phase |
|  |  |  | stdby | pwm amplitude/current during power down mode <br> stdby $=\% 00: 100 \%$ of normal value <br> stdby $=\% 01: 50 \%$ of normal value <br> stdby $=\% 10: 25 \%$ of normal value <br> stdby $=\% 11: 12.5 \%$ of normal value |
|  |  |  | stdby_timeout | Delay between last full step and power down activation: delay [s] = (stdby_timeout * 1048576) / f_clk[Hz] |
|  |  |  | pwm_ampl | set PWM amplitude pwm_ampl is used as the upper limit if the current regulator is active |
| \$07 | r/w | pwm control | pwm_offs | PWM offset; adds an offset to the PWM values to create steeper zero crossings of the current wave |
|  |  |  | pwm_f | PWM frequency [ Hz$]=\mathrm{f} \_$clk $[\mathrm{Hz}] /\left(\left(\mathrm{pwm} \_\mathrm{f}+1\right)^{*} 2^{\text {10 }}\right)$ |
|  |  |  | bbm_dly | break before make delay time $[s]=2^{\wedge}\left(b b m \_d l y+1\right) /$ f_clk[Hz] |
| \$08 | r/w | status \& control | p | phi register write bit (change of phi) $\mathrm{p}=0$ : leave phi untouched <br> $\mathrm{p}=1$ : update phi := phi_int \& phi_frac (write only bit, read always ' 0 ') |
|  |  |  | h | inhibit step direction interfaces (no count x_h, x_l, phi_int, phi_frac) <br> $h=1$ : inhibit STP / DIR (and TMC428_DRV interface) <br> $h=0$ : enable STP / DIR (and TMC428_DRV interface) |
|  |  |  | 0 | over current status bit <br> $0=1$ : over current condition (read) / reset OVC (write) <br> $\mathrm{o}=0$ : no over current condition |
| \$09 | r | encoder counter | enc_count | 24 bit wide encoder counter |
|  | w | encoder step width | b | Interpret fractional part normally (enc_acc_const_frac/16) when 0 or decimal (enc_acc_const_frac/10) when 1 |
|  |  |  | enc acc const int | 9 bit wide integer part of the encoder constant |
|  |  |  | enc_acc const frac | 4 bit wide fractional part of the encoder constant |
| \$0A | $r$ | encoder status | n | Encoder is cleared at the next clear condition |
|  | w | encoder control | c | Manual reset of enc_count |
|  |  |  | t | Trigger reset of enc_count via bit 5 of cm |


|  |  |  | enc_clr_mode | Clear mode (see 9.4.3 Encoder Clear Mode) |
| :---: | :---: | :---: | :---: | :---: |
| \$0B | r | current register 1 | i_u | measured current of terminal U or X1 |
|  |  |  | i_v | measured current of terminal V or X 2 |
|  |  |  | i_w | measured current of terminal W or Y 1 |
| \$0C | r | current register 2 | i_y2 | Measured current of terminal Y2 |
|  |  |  | Limit | PWM Amplitude limited by regulator |
|  |  |  | Err_u | Error flag of bridge 4 (U/X1) |
|  |  |  | Err_v | Error flag of bridge 3 (V/X2) |
|  |  |  | Err_w | Error flag of bridge 2 (W/Y2) |
|  |  |  | Err_y2 | Error flag of bridge 1 |
|  |  |  | i_abs | Calculated absolute current <br> For two phase stepper motors with $n X Y \_U V W=0$ the TMC332 uses i_a = i_x1 or i_a $=\mathrm{i} \_x 2$ and $\mathrm{i} \_\mathrm{b}=\mathrm{i} \_\mathrm{y} 1$ or $\mathrm{i} \_\mathrm{b}=\mathrm{i} \_\mathrm{y} 2$ to calculate the absolute current i_abs = sqrt(i_a $\left.{ }^{2}+i^{2} b^{2}\right)$. <br> For three phase stepper motors with $n X Y \_U V W=1$ the TMC332 uses i_u, i_v and i w to calculate the absolute current i_abs $=\bar{s} q r t\left(\bar{i} u^{2}+i \_v^{2}+i \_w^{2}\right)$. |
|  | w | current reg. control | $r$ | Activate current regulator |
|  |  |  | targ_curr | Target current of the regulator (compared with i_abs) |
| \$0D | w | current reg. param | tolerance | Tolerance setting of the current regulator: \%000 - no tolerance <br> \%001-3.125\% of target current <br> $\% 010-6.25 \%$ of target current <br> \%011-12.5\% of target current <br> $\% 100-25 \%$ of target current <br> all other values - no tolerance |
|  |  |  | p_param | P-parameter of the regulator (12bit) <br> The difference between the target current and the calculated absolute current is multiplied by this value, divided by 4096 and added to the previous PWM amplitude. |
| \$0E | r | full step state | f | full stepping is enabled when this bit is set |
|  | w | full step register | d | Chopper Mode, 0 opens high side, 1 pulls high side down |
|  |  |  | e | enable full stepping permanently (overrides s) |
|  |  |  | S | switch between micro and full stepping automatically |
|  |  |  | FS_targ_curr | Current limitation for FS mode |
|  |  |  | FS_thr | Automatic switching point from micro to full stepping |
| \$0F | r | type \& version |  | type and version read only register of the TMC332, type $=\$ 332$ identifies the TMC332 and version $=\$ 200$ identifies version 2.00 |
| $\begin{aligned} & \$ 10 \\ & \$ 11 \\ & \$ 12 \end{aligned}$ | r/w | encoder compare registers | $\begin{aligned} & \text { enc_comp_1 } \\ & \text { enc_comp_2 } \\ & \text { enc_comp_3 } \end{aligned}$ | 24 bit wide encoder compare value, if the encoder counter (enc_count) equals one of these registers, the associated output (ENC_O_1, ENC_O_2, ENC_O_3) is driven high |

Table 8-3: TMC332 functional register description

### 8.1 SPI communication examples

Some examples show the communication to access the register bank.
Read out the type and version of the chip:

| Send | Receive | Comment |
| :--- | :--- | :--- |
| $\$ 0 F 000000$ | $\$ 00332200$ | The received type and version of the chip are: TMC332 V2.00 |

## Set the micro step width to 4.25:

| Send | Receive | Comment |
| :--- | :--- | :--- |
| $\$ 84000004$ | $\$ 00000000$ | set phi_int to 4 |
| $\$ 83400000$ | $\$ 00000000$ | set phi_frac to $\$ 40000000\left(=0.25{ }^{*} 16777216\right)$ |

Clear the position counter:

| Send | Receive | Comment |
| :--- | :--- | :--- |
| $\$ 80000000$ | $\$ 00000000$ | clear lower 24 bits |
| $\$ 81000000$ | $\$ 00000000$ | clear higher 8 bits |

### 8.2 Full initialization example

This example shows how to initialize the TMC332 for use with a three phase stepper motor with 600 full steps per revolution which should have 36000 micro steps per revolution ( $1 / 100$ degrees per micro step, 60 micro steps per full step), active current regulation and an encoder with 2000 pulses per revolution that should count the micro steps. The position counter should count $1 / 10$ micro steps. The detailed explanation of the settings and their calculation follows in chapter 9 (Parameterizing the TMC332).

| Datagram to send | Description |
| :---: | :---: |
| \$80 000000 | Reset position counter |
| \$81000000 |  |
| \$820000 0A | set Dx to 10 |
| \$83 D8 2D 83 | set phi_frac to 14167427 phi := 2.8444444 |
| \$84000002 | set phi_int to 2 ${ }^{\text {2 }}$ phi := 2.8444444 |
| \$8D 02001 E | parameterize the current regulator |
| \$8C000150 | enable the current regulator with target value 80 |
| \$860100 FF | set the PWM limit to 255 |
| \$89000120 | Encoder constant := 18 |
| \$8A 0005 A8 | Reset encoder counter now and on every falling edge of the $N$ signal |

## 9 Parameterizing the TMC332

### 9.1 Position counter (Address \$00 to \$02)

With each step pulse, the 32 bit wide position counter $X$ accumulates according to $X:=X+d x$. The $d x$ has to be set corresponding to a choice of the micro step width (see 9.2) to count positions within physical units.

### 9.1.1 Additional notes

Since the position counter has an integer value, the unit of measurement has to be changed to avoid rounding errors. One way is to change the units prefix, e.g. if one step pulse is equal to a linear motion of $0.25 \mu \mathrm{~m}$, one could use nm instead of $\mu \mathrm{m}$ and set dx to 250 . This will of course reduce the distance between two counter overflows from about 4 km to 4 m .

### 9.1.2 Example

For example, if one micro step is equal to $1 \mu \mathrm{~m}$ for a given value of phi_int an phi_frac and the dx is set to 1 , the $X$ resp. $x_{-} h$ and $x_{-} I$ represent the position within unit $\mu \mathrm{m}$. Changing the phi_int and phi_frac in a way that one micro step is equal to $10 \mu \mathrm{~m}$ would require to set dx to 10 . With this, the position would still be within the unit $\mu \mathrm{m}$.

### 9.2 Micro step width (Address \$03 and \$04)

With the configurable micro step width, the rotational angle of one micro step can be set to a value that is optimized for a special application.
With each step pulse, the 34 bit wide micro step angle PHI is accumulated according to $\mathrm{PHI}:=\mathrm{PHI}+\left(\right.$ phi_int + phi_frac $\left./ 2^{24}\right)$. The upper 10 bits of PHI represent the micro step position within an electrical period. One electrical period contains 1024 values. For two phase stepper motors, one electrical period is equal to four full steps. For three phase stepper motors, one electrical period is equal to six full steps. The fractional part phi_frac allows micro stepping with non-integer micro step widths.

To calculate phi_sum the following formula can be used:

$$
\text { phi_sum }=\left(\mathrm{FS}_{\mathrm{R}} / \mathrm{FS}_{\mathrm{P}}\right){ }^{*}\left(1024 / \text { pos }_{\mathrm{R}}\right)
$$

$\mathrm{FS}_{\mathrm{R}}$ is the number of full steps in one revolution of the motor
$F S_{P}$ is the number of full steps in one electrical period (4 or 6, see above)
$\operatorname{pos}_{R}$ is the needed number of positions in one revolution of the motor
To get phi_int and phi_frac, phi_sum has to be split up: phi_int is directly the integer part of phi_sum, phi_frac is the fractional part of $\bar{p} h i \quad$ sum multiplied with $2^{24}$.

### 9.2.1 Additional notes

phi_sum should never be set to a value larger than 256 to avoid aliasing effects. The only exception to this is when updating PHI itself (using the p bit in register \$88), which has to be done when the motor is stopped (although it will probably move by the fraction of one fullstep when changing PHI ). To update PHI itself, one as to set phi_int and phi_frac to the values, that should be written to PHI
( $\$ 83 \mathrm{nn} \mathbf{n n} \mathbf{n n} / \$ 84 \mathbf{x x} \mathbf{x n} \mathbf{n n}$ ), then send the datagram that updates $\mathrm{PHI}(\$ 88000004)$ and finally set phi_int and phi_frac to the values representing the micro step width (\$83nnnnn/ \$84 xx xn nn).
Due to the 1024 discrete values in the micro step table per electrical period, only the integer part of PHI will be used when accessing the micro step table. The fractional part is only relevant when using micro step widths with a fractional part, e.g. when setting both PHI and phi_sum to 0.25 , the values of PHI during motion will be $0.00,0.25,0.50,0.75,1.00,1.25,1.50,1.75,2.00,2.25,2.50,2.75, \ldots$ For accessing the micro step table, only the integer parts will be used: $0,0,0,0,1,1,1,1,2,2,2,2, \ldots$

### 9.2.2 Examples

A two phase stepper motor with 200 full steps per revolution should reach 360 positions (1 degree apart):
phi_sum $=(200 / 4) *(1024 / 360)=50 * 2.8444 \ldots=142.2222 \ldots$
phi_int $=142=\$ 08 \mathrm{E}$
phi_frac $=2^{24} * 0.2222 \ldots=3728270=\$ 38 \mathrm{E} 38 \mathrm{E}$
The datagrams sent to the TMC332 would be \$83 38 E3 8E and \$84 0000 8E
The same resolution for a 600 step three phase motor:
phi_sum $=(600 / 6) *(1024 / 360)=100 * 2.8444 \ldots=284.4444 \ldots$
phi_int $=284=\$ 11 \mathrm{C}$
phi_frac $=2^{24} * 0.4444 \ldots=7456540=\$ 71 \mathrm{C} 71 \mathrm{C}$
The datagrams sent to the TMC332 in this case would be $\$ 8371$ C7 1C and $\$ 840001$ 1C
Another example could be a 600 step three phase motor driving a lead screw that moves 5 mm per revolution. The desired positioning accuracy is $1 \mu \mathrm{~m}$, which means 5000 positions per revolution are needed.
phi_sum $=(600 / 6) *(1024 / 5000)=100 * 0.2048=20.48$
phi_int $=20=\$ 014$
phi_frac $=2^{24} * 0.48=8053063=\$ 7$ AE147
The datagrams sent to the TMC332 in this case would be \$83 7A E1 47 and \$84 000014

### 9.3 PWM settings (Address $\$ 06$ and $\$ 07$ )

The pwm_ampl controls the level and direction of the current through the motor by modifying the maximum duty cycle of the PWM. The sub modulation bit $m$ enables a finer resolution of the PWM by periodical changes of the PWM amplitude.
Without current regulation, the PWM amplitude setting for a given current on a stopped two phase motor can be approximated. The required values are the supply voltage $\left(\mathrm{V}_{\text {supply }}\right)$ the resistance of one motor coil ( $\mathrm{R}_{\text {coil }}$ ) and the RMS current value ( $\mathrm{I}_{\mathrm{RMS}}$ ) or the peak current value ( $\mathrm{l}_{\text {peak }}$ ):

$$
\text { PWM_AMPL }=I_{\text {RMS }} * 1.41 * R_{\text {coil }} * 256 / V_{\text {supply }}=I_{\text {peak }} * R_{\text {coil }} * 256 / V_{\text {supply }}
$$

The pwm_offset parameter is used for fine tuning of the PWM sine curve to avoid short periods of zero current created by the BBM time.
The pwm_f parameter can be used to reduce the PWM frequency. The original frequency of $\mathrm{f}_{\mathrm{CLK}} / 1024$ - usually 15625 Hz - is divided by pwm_f +1

$$
\mathrm{f}_{\mathrm{PWM}}=\mathrm{f}_{\mathrm{CLK}} /\left(1024 \text { * }\left(p w m_{-} f+1\right)\right)
$$

With the bbm_dly parameter, the break before make delay can be changed in the range of $2 / f_{\text {cLK }}$ (usually $1 / 8 \mu \bar{s}$ ) to $2^{16} / f_{\text {CLK }}$ (usually $4,096 \mathrm{~ms}$ ). The exact delay time can be calculated with the following formula:

$$
t_{\mathrm{DLY}}=\left(b b m_{-} d l y+1\right) / \mathrm{f}_{\mathrm{CLK}}
$$

The optimal setting depends on the gate charge of the transistors and the gate driving current.
An approximation for the value with given gate drivers and transistors can be made:

$$
b b m \_d l y=\left(\mathrm{Q}_{\mathrm{g}} / \mathrm{I}_{\mathrm{g}}\right) * \mathrm{f}_{\mathrm{CLK}}-1
$$

Usually a slightly lower value can be chosen. The best setting can be found when no motor is connected, bbm_dly is set to 15 (the highest possible value) and the power consumption of the circuit is monitored. Then the bbm_dly is lowered until the power consumption rises. The lowest value before the Power consumption rises is the optimal setting for bbm_dly.

The sl_d parameter is used for a configurable time of slow decay on each polarity change. The percentage of normal current flow during each PWM cycle can be described as $t_{0 N} / T=2^{-s l d}$.

### 9.3.1 Additional notes

Generally the PWM frequency does not need to be changed; in most cases a lower frequency leads to audible vibrations in the motor.

### 9.3.2 Example

Assuming the TMC332 is clocked with 16 MHz , a PWM with an amplitude of 42 (\$2A) and no modulation, about 5 kHz frequency and $\sim 1 \mathrm{~ms}$ break before make delay should be set up.

The datagram to set up the amplitude would be \$860000 2A and the frequency and break before make delay is set up with $\$ 870002$ 0D.

### 9.4 ABN encoder interface (Address \$09, \$0A and \$10 to \$12)

With the ABN encoder interface it is possible connect an ABN encoder (quadrature encoder) to the TMC332 and read out the position with configurable step width via the SPI interface. If the encoder has open collector outputs, external pull up resistors are needed.

### 9.4.1 Additional notes

The N-Signal which usually indicates one position on the revolution can be used to reset the counter (see 9.4.3 Encoder Clear Mode). If no reset functionality is needed, the N input should either be connected to GND or 3.3 V . If the encoder does not provide such a signal, a microcontroller can generate the N signal from any needed condition. Even if the N input is unused, enc_count can be reset via SPI. (\$8A xx $0400-t$ and enc_clr_mode are unused in that case)

### 9.4.2 Encoder constant

The encoder constant (9 bit wide integer part enc acc cons int, 4 bit wide fractional part enc acc cons frac) is added to an internal register with each encoder step. The integer part from this accumulation register can be read out as enc count. Additionally the fractional part is interpreted as decimal when Bit $13(b)$ is set to 1 .
So the constant can be adjusted between 0 and $51115 / 16$ in binary mode (Bit $13=0$ ) and between 0 and 511 9/10 in decimal mode.

### 9.4.3 Encoder Clear Mode

| Bit | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | $\underline{c l n}$ | $\underline{n t n}$ | $\underline{n t p}$ | $\underline{n e o}$ | $\underline{n e c}$ | $\underline{a b}$ ig | $\underline{n}$ pol | $\underline{b ~ p o l}$ | $\underline{\text { a pol }}$ |

Table 9-1: Description of the enc_clr_mode bits

One way to reset the enc count register is to send a datagram with the manual reset bit (bit 10 at address $\$ 8 \mathrm{~A}$ ) set. The datagram to do that is \$8A xx 0400.
The advanced clear modes can be configured via the clear mode bits (bits $8 \ldots 0$ at address \$8A). The bit that always has to be set, to reset the counter using the N input is c/n, which enables the reset function.
$\underline{n t n}$ and ntp are used to determine, on which edge of the N signal the counter should be reset. If both bits are cleared (0), the active logic level (which is determined by $\underline{n} p o l$ ) of N triggers the reset, any edges of the $A$ and $B$ signals are ignored while $N$ is active. If $n t p$ is set to 1 , the start of the $N$ condition triggers the reset. That means if $N$ is low active, the falling edge of $N$ is the start of the $N$ condition. If $N$ is high active, the rising edge of N is the start of the N condition. If ntn is set to 1 , the end of the N condition triggers the reset. It is also possible to set both bits and reset the counter on both edges.
neo makes it possible to reset the counter only on the next clear event. When this bit is set, writing a 1 to bit $9(\underline{t})$ in the register, clears the counter on the next clear event. The combination of neo and level sensitive evaluation of $N(\underline{n t n}=\underline{n t p}=0)$ acts the same way as neo combined with edge sensitive evaluation of N responding to the first edge (falling if low active, rising if high active).
If nec is set, the counter is cleared on every clear event, which would usually be once per revolution.
To determine if the encoder counter will be cleared at the next clear event, the flag $\underline{n}$ in the encoder status register (\$0A) can be read. If this bit is set, the next clear event will clear the encoder counter. If the nec bit is set, the $\underline{n}$ bit will always read 1 .
$a b \overline{i g}$ disables the evaluation of the levels of $A$ and $B$ to determine if a clear event is triggered. When this bit is set, only the N signal is evaluated.
$\underline{n}$ pol describes the value of the N input that is interpreted as active. If N is active low, $\underline{n}$ pol would be set to 0 .
The two lowest bits ( $\underline{b \quad p o l}$ and a $\underline{p o l}$ ) define the logic level, the inputs $B$ and $A$ must have when the edge (or state) of N triggers a clear event.

The following diagrams illustrate the edge/level sensitivity controlled by the bits $\underline{n t n}$ and $\underline{n t p}$ and the difference between the neo and nec bits.


Figure 7: Effects of the Encoder clear mode bits
The first four diagrams above show the N signal and the internal clear signal (clr) which resets enc count to 0 when it is high for different settings of enc clr mode (shown below each diagram). The reset occurs on every clear state of $N$ ( $\underline{n e c}$ is set) and regardless of the levels of $A$ and $B$ (ab ig is set).
The fifth diagram shows the use of neo, which resets enc count only at the first clear condition after the $\underline{t}$ bit is set. The enc clr mode is set at the start of the diagram together with the $\underline{t}$ bit and the first falling edge of N resets enc count. All of the following falling edges of N are ignored until the $\underline{t}$ bit is set again.

### 9.4.4 Encoder compare registers

The three encoder compare registers $\$ 10, \$ 11$ and $\$ 12$ can be set to values that are compared to the encoder counter (enc count register). As long as the encoder counter equals one of the registers, the corresponding output (ENC_O_1 for enc comp 1, ENC_O_2 for enc comp 2, ENC_O_3 for enc comp 3) is set.

### 9.4.5 Examples

## Encoder constant

An encoder with 8000 pulses per revolution is used on a 200 steps/revolution motor and the microstepping is set to $1 / 4(\mathrm{PHI}=64)$. The microsteps should be counted by the encoder. 10 encoder counts equal one microstep so the encoder constant is 0.1 . This can be reached with the decimal mode by setting the b Bit (Bit 13) to 1, setting enc acc cons int to 0 and enc acc cons frac to 1 . The complete datagram is \$8900 2001.

## Clear mode

The clear mode \%110011000 clears (cln) the counter on each (nec) rising edge ( $\underline{n t n}$, end of N condition) of the low active ( $n$ pol) signal N , regardless of the logic level of A and $\mathrm{B}(a b i g)$.
The clear mode \%101100111 clears ( $\underline{c l n}$ ) the counter once on the first (neo) rising edge (ntp, start of N condition) of the high active ( $\underline{n} \mathrm{pol}$ ) signal N after $\underline{t}$ (bit 9 ) has been set. Additionally A and B have to be high ( $b$ pol and a pol ), otherwise the counter is not reset.

## Encoder flag

With the setup from the Encoder constant example above and the enc flag parameter set to 2 , the ENC_FLAG pin toggles every 4 positions resulting in 1250 pin changes or 625 pulses per revolution

### 9.5 Current measurement and current regulator (Address \$0B to \$0D)

The TMC332 includes a current measurement unit and a current regulator to keep the motor current constant trough a wide velocity range. The integrated regulator is a $P$ controller with a configurable tolerance band to prevent oscillation. The current measurement and the regulating algorithm are executed once (with three phase motors) or twice (with two phase motors) for fast reaction.
The measured current for each half bridge can be read out via both current registers ( $\$ 0 B$ and $\$ 0 C$ ), where register $\$ 0 B$ contains the currents for all three bridges of a three phase motor or the first three bridges of a two phase motor ( $\mathrm{U} / \mathrm{X} 1, \mathrm{~V} / \mathrm{X} 2, \mathrm{~W} / \mathrm{Y} 1$ ) and register \$0C contains the current from the fourth half bridge used for two phase motors (Y2), the measurement error flags and the calculated total current.

The current at a given measured value can be calculated with this formula ( R 2 is the resistor at the COMP_ADC pin and C is the capacitor to ground):

$$
\mathrm{I}=\left(2^{*} i_{-} / \mathrm{f}_{\mathrm{CLK}}\right)^{*} 3.3 \mathrm{~V} /\left(\mathrm{R}_{2} * \mathrm{C} * \mathrm{R}_{\text {sense }}\right)
$$

$i \_$denotes the current value of either one phase ( $i \_u, i_{-} v, i_{-} w$ or $i \_y 2$ on two or three phase motors) or the calculated absolute current (i_abs) for two phase motors. To calculate the absolute current of a three phase motor, a the total current has to be divided by sqrt(3)/sqrt(2) $=1.2247$ :

$$
\mathrm{I}_{\text {total_3phase }}=\left(\left(2^{*} \underline{i}_{\text {_abs }} / \mathrm{f}_{\mathrm{CLK}}\right) * 3.3 \mathrm{~V} /\left(\mathrm{R}_{2}{ }^{*} \mathrm{C} * \mathrm{R}_{\text {sense }}\right)\right) / 1.2247
$$

The limits for these values are -124 to 124 for the phase currents, 0 to 124 for the total current with two phase motors and 0 to 151 for three phase motors. A value of $+/-127$ as single phase current means the current is higher than the valid measuring range and the PWM-amplitude is reduced with current regulation. Absolute current values higher than 124/151 can occur in cases of resonance or high Back EMF, e.g. when the motor is stopped with high deceleration.

To calculate the current setpoint value for the current regulator, the formula needs to be rearranged:

$$
\begin{gathered}
\text { targ_curr }_{\text {2phase }}=I_{\max }{ }^{*} \mathrm{R}_{\text {sense }} * \mathrm{R}_{2} * \mathrm{C}^{*} \mathrm{f}_{\mathrm{CLK}} /(2 * 3.3 \mathrm{~V}) \\
\text { targ_curr }_{3 \text { phase }}=1.2247{ }^{*} I_{\text {max }}{ }^{*} \mathrm{R}_{\text {sense }}{ }^{*} \mathrm{R}_{2}{ }^{*} \mathrm{C} * * \mathrm{f}_{\mathrm{CLK}} /(2 * 3.3 \mathrm{~V})
\end{gathered}
$$

Best regulation results can be achieved with a setpoint at about 80 . The sense resistors and the RC components should therefore be chosen depending on the desired motor current.
If the Limit-flag in register $\$ 0 C$ is set (bit 12), the current regulator could not reach the current set in register $\$ 8 C$ with the given $p w m$ ampl limit.

### 9.5.1 Additional notes

The following order should be followed when enabling the current regulator to prevent malfunctions:

- Set the tolerance and the P-parameter
- Set the target current and the enable bit of the regulator
- Increase the current limit (pwm ampl) during regulated operation

When using gate drivers that can be disabled (e.g. the TMC603), the TMC332 does not notice a disabled driver but measures no current, which makes the regulator raise the PWM amplitude. When the driver is enabled again, the current can be too high for a moment until the regulator has lowered the PWM amplitude again. With the TMC603, an overcurrent condition can occur. This can be avoided by setting the target current to 0 before disabling the gate driver and enabling the gate driver before setting the target current to the previous value.

### 9.5.2 Example

First the target current value has to be calculated using the formula above.
Using a two phase stepper motor, a target current of 0.5 A (absolute value) should be achieved with the TMC332 evaluation board, which has the following resistor and capacitor values: $R_{\text {sense }}=0.1 \mathrm{Ohm}$, $\mathrm{R}_{2}=150 \mathrm{kOhm}, \mathrm{C}=1 \mathrm{nF}, \mathrm{f}_{\mathrm{CLK}}=16 \mathrm{MHz}$.

$$
\text { targ_curr }=0.5 \mathrm{~A} \text { * } 0.1 \text { Ohm * } 150 \mathrm{kOhm} * 1 \mathrm{nF} * 16 \mathrm{MHz} / 3.3 \mathrm{~V}=18 \text { (rounded) }
$$

Now the regulator can be set up. First the tolerance and the P-parameter are set up with the datagram \$8D 020020 which means that the PWM amplitude is kept as long as the actual current and the target current differ no more than $12.5 \%$ of the target current and that the difference is multiplied with $(\$ 0020 / 4096)=1 / 128=7.8125^{*} 10^{\wedge}-3$ and added to the actual PWM amplitude when the difference is greater than the tolerance.
Next the target current value is set and the regulator is enabled with the datagram $\$ 8 \mathrm{C} 0001$ 12. The $\$ 01$ is the enable bit for the current regulator and the $\$ 12$ is the value calculated before (18) in hexadecimal.
Now when reading out the second current register one might see the limit bit set (\$0C 000000 -> $\$ 00 \mathbf{x x} 1 \mathbf{x}$ yy with yy being lower than the previously set PWM amplitude limit), which means that the regulator cannot reach the target current with the actual maximum PWM amplitude. The maximum PWM amplitude can be set to \$FF (by sending \$860000 FF) now.

### 9.6 Automatic micro-/full step switching (Address \$0E)

A better performance with higher speeds can be achieved with full stepping. To avoid the disadvantages of full stepping in low speeds the best way is to switch from micro stepping to full stepping at a certain velocity. This can be done by the microcontroller or even better automatically by the TMC332.
The micro-/full step switching can be parameterized with register $\$ 8 \mathrm{E}$. To enable full step mode permanently, the enable permanently bit (bit 17) and the current limit FS_targ_curr (bits 12 ... 8) have to be set. To calculate the current limit parameter (in the range from 0 to 31) this formula can be used:

$$
\text { FS_targ_curr }=\mathrm{I}_{\max } * 32 * \mathrm{R}_{\text {sense }} *\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right) /\left(3.3 \mathrm{~V} * \mathrm{R}_{2}\right)
$$

On the Eval Board, the resistor values are $R_{1}=1 \mathrm{M} \Omega, \mathrm{R}_{2}=150 \mathrm{k} \Omega, \mathrm{R}_{\text {sense }}=0.1 \Omega$ resulting in a maximum current of about 4.17 A . With the values used on the Eval Board there a difference of 1 of FS_targ_curr equals about 135 mA of current.

For automatic switching, the automatic bit (bit 16), the FS current limit parameter and the FS threshold parameter have to be set.
The FS threshold parameter describes the minimal time between two phase changes. The formula to calculate the needed value is:

$$
\text { FS_threshold }=\mathrm{f}_{\text {CLK }} /\left(256^{*} \mathrm{f}_{\text {fullstep }}\right)
$$

There is also a hysteresis to avoid oscillating between micro- and full step mode when the step frequency is close to the switching point and has small variations.

A good threshold with enabled current regulator is when the regulated PWM amplitude reaches 240 (\$F0) with the needed torque applied on the axis. If the motor has resonances in microstep mode at lower speeds, the threshold can be set at a lower point to avoid these resonances.

### 9.6.1 Additional notes

The chopper mode bit defines how the bridges are controlled during full step choppering. The bridge connecting the coil to the supply voltage is choppered to limit the motor current.
If the chopper mode bit is 0 , one end of the coil is left floating while the other stays connected to GND, if the bit is 1 both ends of the coil are connected to GND.
Figure 8 shows the theory of chopper operation on one coil of a two phase motor. When driving a three phase motor in full step mode, the single motor coil would be replaced by two connections of the motor while the third connection is floating (neither the upper nor the lower transistor are on).


Figure 8: Full step chopper modes

### 9.6.2 Example

A two phase stepper motor with 200 steps per revolution should be switched from micro- to full stepping at 150 rpm . 150 rpm equal 30000 full steps $/ \mathrm{min}$ or 500 full steps/s, so $16000000 /\left(256^{*} 500\right)=125$ has to be set as FS threshold.

### 9.7 Calculation of rotational speed

The rotational speed of the motor when applying a given micro step frequency can be calculated with this formula:

$$
\mathrm{v}=\mathrm{f}_{\mu \mathrm{s}} *(\mathrm{PHI} / 1024) *\left(\mathrm{FS}_{\mathrm{P}} / \mathrm{FS}_{\mathrm{R}}\right)
$$

v : rotational speed in rps
$f_{\mu s}$ : micro step frequency in steps per second
PHI: the phi_sum parameter (see 9.2 Micro step width)
$\mathrm{FS}_{\mathrm{p}}$ : the number of full steps per electrical period, 4 for two phase motors, 6 for three phase motors
$\mathrm{FS}_{\mathrm{R}}$ : the number of full steps per revolution of the motor

### 9.7.1 Example for high rotational speeds

The following values are the results from tests with the TMC332 Eval Board ( 24 V motor voltage). The speeds can differ with other motors - even of the same type - and of course with different transistors. The usable torque at such high speeds is low.

Trinamic QMot QSH 4218-41-10-035

| Parameter | Value | Datagram |
| :---: | :---: | :---: |
| tolerance | 12.5\% | \$8D 0200 1E |
| $p$ parameter | 30/4096 |  |
| current regulator on ( $\underline{r}$ ) | 1 | \$8C 000132 |
| targ curr | 50 |  |
| Full step chopper mode (q) | 0 | \$8E 010640 |
| Automatic switching (e) | 1 |  |
| FS targ curr | 6 |  |
| FS thr | 64 |  |
| pwm ampl (limit for regulator) | 255 | \$86 0100 FF |
| phi int | 64 | \$840000 40 |
| phi frac | 0 | \$830000 00 |

The settings on the TMC428 are: P_MUL = 200; P_DIV $=7$; PULSEDIV $=2 ;$ RAMPDIV $=3$; Acceleration $=4$; Velocity $=1750$

With these settings, a speed of approximately 8000 rpm is reached.

## 10 Notation of Number Systems

Decimal numbers are used as usual without additional identification. Binary numbers are identified by a prefixed \% character. Hexadecimal numbers are identified by a prefixed $\$$ character. So, for example the decimal number 42 in the decimal system is written as $\% 101010$ in the binary number system, and it is written as $\$ 2 \mathrm{~A}$ in the hexadecimal number system. In binary and hexadecimal numbers $x$ is used as don't care, so $\% 1100 \times 010$ can be $\% 11000010$ or $\% 11001010$ or $\$ 4 x$ can be anything from $\$ 40$ to $\$ 4 F$. Don't care means that either the TMC332 ignores the state of the bit(s) or the state is unimportant for the explanation of a reply from the TMC332.

## 11 Revision History

| Version | Date (Initials) | Comment |
| :---: | :---: | :---: |
| 1.00 | November 3rd, 2008 (SL) | first published version |
|  | November 4th, 2008 (LL) | package image updated |
| 1.01 | November 26th, 2008 (SL) | added formula for current calculation |
|  | December 11th, 2008 (SL, LL) <br> December 17th, 2008 (SL, LL) | core voltage within feature list corrected to 1.5 V (section 1, page 1), headline packaging TMC332 (section 5.1.1, page 7), TMC454 updated with TMC457 within drawing outline Figure 4, page 9. <br> Outline TMC457 with TMC332, Figure 4, page 9 corrected (SPI interface between TMC457 and TMC332) |
| 2.00 | March 20th, 2009 (SL) <br> March 23th, 2009 (SL) <br> April 8th, 2009 (SL) | Changes for TMC332 V2.00 <br> Documentation for Register $\$ 07$ and \$0E (read access) <br> Different current calculation for three phase motors added <br> Current regulator modifications (Tolerance and $P$ parameter registers) <br> Updated Figures 5 and 6 with changed values, removed Encoder Flag Output from datasheet (has been removed from chip) |
| 2.01 | April 17th, 2009 (SL) | Description for SC_PD_AMOUNT (7.6.1) Determination of bbm_dly parameter (9.3) |
| 2.02 | September 10th, 2009 (SL) | Changed Pins M11, L10 and L12 to ground connection (Table 5-1) |

Please refer to www.trinamic.com for updated data sheets and application notes on this product and on other products.

The TMCtechLIB CD-ROM including data sheets, application notes, schematics of evaluation boards, software of evaluation boards, source code examples, parameter calculation spreadsheets, tools, and more is available from TRINAMIC Motion Control GmbH \& Co. KG by request to info@trinamic.com

