



◆ **DESCRIPTION**

The MT2302 is the N-Channel logic enhancement mode power field effect transistor are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.

These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other batter powered circuits, and low in-line power loss are needed in a very small outline surface mount package.


◆ **FEATURES**

- 20V/3.6A,  $R_{DS(ON)} = 80\text{ m}\Omega @ V_{GS} = 4.5V$
- 20V/3.1A,  $R_{DS(ON)} = 95\text{ m}\Omega @ V_{GS} = 2.5V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- SOT-23-3L package design

◆ **APPLICATIONS**

- POWER Management in Note
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter

◆ **PIN CONFIGURATION**




**◆ ABSOLUTE MAXIMUM RATINGS**

 (T<sub>A</sub>=25°C Unless Otherwise Noted)

Parameter	Symbol	Maximum	Unit
Drain-Source Voltage	V <sub>DS</sub>	20	V
Gate-Source Voltage	V <sub>GS</sub>	12	V
Continuous Drain Current	I <sub>D</sub>	T <sub>A</sub> = 25°C	2.8
		T <sub>A</sub> = 70°C	2.2
Pulsed Drain Current	I <sub>DM</sub>	10	A
Continuous Source Current (Diode Conduction)	I <sub>S</sub>	1.6	A
Power Dissipation	P <sub>D</sub>	T <sub>A</sub> = 25°C	1.25
		T <sub>A</sub> = 70°C	0.8
Operating junction temperature range	T <sub>J</sub>	150	°C
Storage temperature range	T <sub>STG</sub>	- 55 to 150	°C
Lead temperature(1/16" from case 10 sec)	T <sub>LEAD</sub>	275	°C

**◆ THERMAL RESISTANCE RATINGS**

Parameter	Symbol	Maximum	Unit
Junction-to-Ambient	R <sub>θJA</sub>	100	°C/W









### ◆ ELECTRICAL CHARACTERISTICS

(T<sub>A</sub>=25°C Unless Otherwise Noted)

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
<b>Static Parameters</b>						
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 10μA	20	-	-	V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 50μA	0.45	-	1.2	V
Gate Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0V, V <sub>GS</sub> = ± 8 V	-	-	±100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0 V	-	-	1	μA
		V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 55 °C	-	-	10	
Forward Trans conductance	g <sub>fs</sub>	V <sub>DS</sub> = 5V, I <sub>D</sub> = 3.6A	-	10	-	S
On-State Drain Current	I <sub>D(ON)</sub>	V <sub>DS</sub> ≥ 5V, V <sub>GS</sub> = 4.5V	6	-	-	A
		V <sub>DS</sub> ≥ 5V, V <sub>GS</sub> = 2.5V	4	-	-	
Drain-Source On Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> = 2.5V, I <sub>D</sub> = 3.1A	-	70	95	mΩ
		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 3.6A	-	50	80	
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> = 1.6A, V <sub>GS</sub> = 0V	-	0.85	1.2	V
<b>Dynamic Parameters</b>						
Input Cap.	C <sub>iss</sub>	V <sub>DS</sub> = 10V, V <sub>GS</sub> = 0V, F = 1MHz	-	340	-	pF
Output Cap.	C <sub>oss</sub>		-	115	-	
Reverse Transfer Cap.	C <sub>riss</sub>		-	33	-	
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> = 10V, V <sub>GS</sub> = 4.5V, I <sub>D</sub> = -3.6A	-	5.4	10	nC
Gate-Source Charge	Q <sub>gs</sub>		-	0.65	-	
Gate-Drain Charge	Q <sub>gd</sub>		-	1.4	-	
Turn-On Time	T <sub>D(ON)</sub>	V <sub>DS</sub> = 10V, R <sub>L</sub> = 5.5Ω, I <sub>D</sub> = 3.6A, V <sub>GEN</sub> = 4.5V, R <sub>G</sub> = 6Ω	-	12	25	nS
	t <sub>r</sub>		-	36	60	
Turn-Off Time	T <sub>D(OFF)</sub>		-	34	60	
	t <sub>f</sub>		-	10	25	








◆ TYPICAL CHARACTERISTICS





◆ TYPICAL CHARACTERISTICS





◆ **PHYSICAL DIMENSIONS**  
3-Pin surface Mount SOT-23

