



**Truth Table**

Clock	Output Enable	Strobe	Data	Parallel Outputs		Serial Outputs	
				Q1	Q <sub>N</sub>	Q <sub>S</sub> (Note 1)	Q <sub>S</sub>
~	0	X	X	Hi-Z	Hi-Z	No Change	No Change
~	0	X	X	Hi-Z	Hi-Z	No Change	Q7
~	1	0	X	No Change	No Change	Q7	No Change
~	1	1	0	0	Q <sub>N</sub> -1	Q7	No Change
~	1	1	1	1	Q <sub>N</sub> -1	Q7	No Change
~	1	1	1	No Change	No Change	No Change	Q7

X = Don't Care  
 ~ = HIGH-to-LOW  
 ~ = LOW-to-HIGH  
 Note 1: At the positive clock edge, information in the 7th shift register stage is transferred to Q8 and Q<sub>S</sub>.

